Low Resistance, Single 8-Channel, and
Differential 4-Channel, CMOS Analog
Multiplexers
The Hl-1818A and HI-1828A are monolithic, high
performance CMOS analog multiplexers offering built-in
channel selection decoding plus an inhibit (enable) input for
disabling all channels. Dielectric Isolation (Dl) processing is
used for enhanced reliability and performance (see
Application Note 521). Substrate leakage and parasitic
capacitance are much lower, resulting in extremelylowstatic
errors and high throughput rates. Low output leakage
(typically 0.1nA) and low channel ON resistance (250Ω)
assure optimum performance in low level or current mode
applications.
The HI-1818A is a single-ended, 8-Channel multiplexer, while
the HI-1828A is a differential 4-Channel version. Either de vice
is ideally suitedformedical instrumentation,telemetry systems,
and microprocessor based data acquisition systems.
For MIL-STD-883 compliant parts, request the HI-1818A/883.
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. θJA is measured with the component mounted on an evaluation PC board in free air.
1. Indexarea: A notch ora pin oneidentification mark shall belocated adjacent to pin one and shall be located within the shaded
area shown. The manufacturer’s identification shall not be used
as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be
measured at the centroid of the finished lead surfaces, when
solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension
M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a
partial lead paddle. For this configuration dimension b3 replaces
dimension b2.
5. This dimension allows for off-center lid, meniscus, and glass
overrun.
6. Dimension Q shall be measured from the seating plane to the
base plane.
7. Measure dimension S1 at all four corners.
8. N is the maximum number of terminal positions.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: INCH.
-DBASE
E
D
S
S
Q
A
-CL
METAL
b1
M
(b)
SECTION A-A
α
(c)
M
eA
eA/2
aaaC A - B
M
c
D
SS
F16.3 MIL-STD-1835 GDIP1-T16 (D-2, CONFIGURATION A)
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only.Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site www.intersil.com
Sales Office Headquarters
NORTH AMERICA
Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240
9
EUROPE
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05
ASIA
Intersil Ltd.
8F-2, 96, Sec. 1, Chien-kuo North,
Taipei, Taiwan 104
Republic of China
TEL: 886-2-2515-8508
FAX: 886-2-2515-8369
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.