Datasheet HEF4077BU, HEF4077BPB, HEF4077BDB, HEF4077BD Datasheet (Philips)

Page 1
DATA SH EET
Product specification File under Integrated Circuits, IC04
January 1995
INTEGRATED CIRCUITS
HEF4077B gates
For a complete data sheet, please also download:
•The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
•The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC
Page 2
January 1995 2
Philips Semiconductors Product specification
Quadruple exclusive-NOR gate
HEF4077B
gates
DESCRIPTION
The HEF4077B provides the exclusive-NOR function. The outputs are fully buffered for best performance.
Fig.1 Functional diagram.
HEF4077BP(N): 14-lead DIL; plastic
(SOT27-1)
HEF4077BD(F): 14-lead DIL; ceramic (cerdip)
(SOT73)
HEF4077BT(D): 14-lead SO; plastic
(SOT108-1)
( ): Package Designator North America
Fig.2 Pinning diagram.
Fig.3 Logic diagram (one gate).
TRUTH TABLE
Note
1. H = HIGH state (the more positive voltage) L = LOW state (the less positive voltage)
FAMILY DATA, I
DD
LIMITS category GATES
See Family Specifications
A
n
B
n
O
n
LLH
LHL HLL HHH
Page 3
January 1995 3
Philips Semiconductors Product specification
Quadruple exclusive-NOR gate
HEF4077B
gates
AC CHARACTERISTICS
V
SS
= 0 V; T
amb
=25°C; CL= 50 pF; input transition times ≤ 20 ns
V
DD
V
SYMBOL TYP. MAX.
TYPICAL EXTRAPOLATION
FORMULA
Propagation delays
An,Bn→O
n
5 75 150 ns 48 ns + (0,55 ns/pF) C
L
HIGH to LOW 10 t
PHL
35 70 ns 24 ns + (0,23 ns/pF) C
L
15 30 55 ns 22 ns + (0,16 ns/pF) C
L
5 70 145 ns 43 ns + (0,55 ns/pF) C
L
LOW to HIGH 10 t
PLH
30 60 ns 19 ns + (0,23 ns/pF) C
L
15 25 50 ns 17 ns + (0,16 ns/pF) C
L
Output transition
times 5 60 120 ns 10 ns + (1,0 ns/pF) C
L
HIGH to LOW 10 t
THL
30 60 ns 9 ns + (0,42 ns/pF) C
L
15 20 40 ns 6 ns + (0,28 ns/pF) C
L
5 60 120 ns 10 ns + (1,0 ns/pF) C
L
LOW to HIGH 10 t
TLH
30 60 ns 9 ns + (0,42 ns/pF) C
L
15 20 40 ns 6 ns + (0,28 ns/pF) C
L
V
DD
V
TYPICAL FORMULA FOR P(µW)
Dynamic power 5 850 f
i
+∑(foCL) × V
DD
2
where
dissipation per 10 4 500 f
i
+∑(foCL) × V
DD
2
fi= input freq. (MHz)
package (P) 15 14 700 f
i
+∑(foCL) × V
DD
2
fo= output freq. (MHz) C
L
= load capacitance (pF)
∑ (f
oCL
) = sum of outputs
V
DD
= supply voltage (V)
Loading...