Datasheet hef4051b DATASHEETS (Philips)

Page 1
INTEGRATED CIRCUITS
DATA SH EET
For a complete data sheet, please also download:
•The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
•The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC
HEF4051B MSI
8-channel analogue multiplexer/demultiplexer
Product specification File under Integrated Circuits, IC04
January 1995
Page 2
Philips Semiconductors Product specification
8-channel analogue multiplexer/demultiplexer

DESCRIPTION

The HEF4051B is an 8-channel analogue multiplexer/demultiplexer with three address inputs (A0to A2), an active LOW enable input (E), eight independent inputs/outputs (Y0to Y7) and a common input/output (Z).
The device contains eight bidirectional analogue switches, each with one side connected to an independent input/output (Y
to Y7)
0
and the other side connected to a common input/output (Z).
E LOW, one of the eight
With switches is selected (low impedance ON-state) by A0to A2. With E HIGH, all switches are in the high impedance OFF-state, independent of A0to A2.
VDDand VSSare the supply voltage connections for the digital control inputs (A0to A2, and E). The VDDto VSSrange is 3 to 15 V.
HEF4051B
MSI
The analogue inputs/outputs (Y0to Y7, and Z) can swing between VDDas a positive limit and VEEas a negative limit. VDD−VEEmay not exceed 15 V.
For operation as a digital multiplexer/demultiplexer, VEEis connected to VSS(typically ground).
Fig.1 Functional diagram.
Fig.2 Pinning diagram.
HEF4051BP(N): 16-lead DIL; plastic
(SOT38-1)
HEF4051BD(F): 16-lead DIL; ceramic
(cerdip)
(SOT74)
HEF4051BT(D): 16-lead SO; plastic
(SOT109-1)
( ): Package Designator North America

PINNING

Y
to Y
0
7
A
to A
0
2
independent inputs/outputs
address inputs E enable input (active LOW) Z common input/output
FAMILY DATA, I
LIMITS category MSI
DD
See Family Specifications.
January 1995 2
Page 3
Philips Semiconductors Product specification
8-channel analogue multiplexer/demultiplexer
Fig.3 Schematic diagram (one switch).
HEF4051B
MSI

FUNCTION TABLE

INPUTS CHANNEL
EA
2
A
1
A
0
LLLL Y LLLH Y LLHL Y LLHH Y LHLL Y LHLH Y LHHL Y LHHH Y
ON
−Z
0
−Z
1
−Z
2
−Z
3
−Z
4
−Z
5
−Z
6
−Z
7
H X X X none
Notes
1. H = HIGH state (the more positive voltage) L = LOW state (the less positive voltage) X = state is immaterial

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)
Supply voltage (with reference to V
)V
DD
EE
−18 to + 0,5 V
Note
1. To avoid drawing V
current out of terminal Z, when switch current flows into terminals Y, the voltage drop across
DD
the bidirectional switch must not exceed 0,4 V. If the switch current flows into terminal Z, no VDDcurrent will flow out of terminals Y, in this case there is no limit for the voltage drop across the switch, but the voltages at Y and Z may not exceed VDDor VEE.
January 1995 3
Page 4
Philips Semiconductors Product specification
8-channel analogue multiplexer/demultiplexer
HEF4051B
MSI
Fig.4 Logic diagram.
January 1995 4
Page 5
Philips Semiconductors Product specification
8-channel analogue multiplexer/demultiplexer

DC CHARACTERISTICS

T
=25°C
amb
V
DD−VEE
V
5 350 2500 Ω
ON resistance 10 R
15 60 175 Ω
5 115 340 Ω
ON resistance 10 R
15 40 115 Ω
5 120 365 Ω
ON resistance 10 R
15 50 155 Ω ‘∆’ ON resistance 5 25 −Ω between any two 10 ∆R channels 15 5 −Ω OFF-state leakage 5 −−nA current, all 10 I channels OFF 15 − 1000 nA OFF-state leakage 5 −−nA current, any 10 I channel 15 − 200 nA
SYMBOL TYP. MAX. CONDITIONS
ON
ON
ON
ON
OZZ
OZY
80 245 Ω
50 160 Ω
65 200 Ω
10 −Ω
−−nA
−−nA
= 0 to VDD−V
V
is
see Fig.6
V
=0
is
see Fig.6
V
is=VDD−VEE
see Fig.6
V
= 0 to VDD−V
is
see Fig.6
E at V
DD
VSS=V
E at V VSS=V
EE
SS
EE
HEF4051B
MSI
EE
EE
Fig.5 Operating area as a function of the supply voltages.
January 1995 5
Page 6
Philips Semiconductors Product specification
8-channel analogue multiplexer/demultiplexer
Fig.6 Test set-up for measuring RON.
HEF4051B
MSI
Iis = 200 µA VSS = VEE = 0 V
Fig.7 Typical RONas a function of input voltage.
January 1995 6
Page 7
Philips Semiconductors Product specification
8-channel analogue multiplexer/demultiplexer

AC CHARACTERISTICS

V
EE=VSS
Dynamic power 5 1 000 f
dissipation per 10 5500 f package (P) 15 15 000 f
AC CHARACTERISTICS
V
EE=VSS
Propagation delays
Vis→ V
A
Output disable times
E → V
Output enable times
E → V
n
→ V
= 0 V; T
= 0 V; T
os
os
os
os
=25°C; input transition times ≤ 20 ns
amb
V
DD
V
=25°C; input transition times ≤ 20 ns
amb
V
DD
V
TYPICAL FORMULA FOR P (µW)
SYMBOL TYP. MAX.
51530ns
PHL
15 5 10 ns
51530ns
PLH
15 5 10 ns
5 150 300 ns
PHL
15 45 90 ns
5 150 300 ns
PLH
15 45 90 ns
5 120 240 ns
PHZ
15 85 170 ns
5 145 290 ns
PLZ
15 115 230 ns
5 140 280 ns
PZH
15 40 80 ns
5 140 280 ns
PZL
15 40 80 ns
+∑(foCL) × V
i
+∑(foCL) × V
i
+∑(foCL) × V
i
510ns
510ns
60 120 ns
65 130 ns
90 180 ns
120 240 ns
55 110 ns
55 110 ns
DD DD DD
HEF4051B
MSI
2 2 2
where fi= input freq. (MHz) fo= output freq. (MHz)
= load capacitance (pF)
C
L
∑(f
) = sum of outputs
oCL
V
= supply voltage (V)
DD
note 1HIGH to LOW 10 t
note 1LOW to HIGH 10 t
note 2HIGH to LOW 10 t
note 2LOW to HIGH 10 t
note 3HIGH 10 t
note 3LOW 10 t
note 3HIGH 10 t
note 3LOW 10 t
January 1995 7
Page 8
Philips Semiconductors Product specification
8-channel analogue multiplexer/demultiplexer
V
DD
V
Distortion, sine-wave 5 0,25 %
15 0,04 %
Crosstalk between 5 − MHz
15 − MHz
Crosstalk; enable 5 − mV
to output 15 − mV
OFF-state 5 − MHz
15 − MHz
ON-state frequency 5 13 MHz
15 70 MHz
SYMBOL TYP. MAX.
HEF4051B
MSI
note 4response 10 0,04 %
note 5any two channels 10 1 MHz
note 6or address input 10 50 mV
note 7feed-through 10 1 MHz
note 8response 10 40 MHz
Notes
Visis the input voltage at a Y or Z terminal, whichever is assigned as input. Vosis the output voltage at a Y or Z terminal, whichever is assigned as output.
1. RL= 10 kΩ to VEE; CL= 50 pF to VEE; E=VSS; Vis=VDD(square-wave); see Fig.8.
2. RL= 10 kΩ; CL= 50 pF to VEE; E=VSS; An=VDD(square-wave); Vis=VDDand RLto VEEfor t RLto VDDfor t
; see Fig.8.
PHL
3. RL= 10 kΩ; CL= 50 pF to VEE; E=VDD(square-wave); Vis=VDDand RLto VEEfor t Vis=VEEand RLto VDDfor t
4. RL= 10 kΩ; CL= 15 pF; channel ON; Vis=1⁄2V
PHZ PLZ
and t
and t
;
PZH
; see Fig.8.
PZL
(sine-wave, symmetrical about1⁄2VDD);
DD (p-p)
fis= 1 kHz; seeFig.9.
5. RL=1 kΩ; Vis=1⁄2V
V
os
-------- -
20 log
6. R
V
= 10 kΩ to VEE; CL= 15 pF to VEE; E or An=VDD(square-wave); crosstalk is Vos (peak
L
50 dB; see Fig. 10.–=
is
(sine-wave, symmetrical about1⁄2VDD);
DD (p-p)
value); see Fig.8.
7. RL=1 kΩ; CL= 5 pF; channel OFF; Vis=1⁄2V
20 log
-------- -
V
50 dB; see Fig. 9.–=
is
V
os
8. RL=1 kΩ; CL= 5 pF; channel ON; Vis=1⁄2V
V
os
-------- -
20 log
V
3 dB; see Fig. 9.–=
is
DD (p-p)
(sine-wave, symmetrical about1⁄2VDD);
DD (p-p)
(sine-wave, symmetrical about1⁄2VDD);
; Vis=VEEand
PLH
January 1995 8
Page 9
Philips Semiconductors Product specification
8-channel analogue multiplexer/demultiplexer
Fig.8 Fig.9
HEF4051B
MSI
(a)
Fig.10

APPLICATION INFORMATION

Some examples of applications for the HEF4051B are:
• Analogue multiplexing and demultiplexing.
• Digital multiplexing and demultiplexing.
• Signal gating.
NOTE
If break before make is needed, then it is necessary to use the enable input.
January 1995 9
(b)
Loading...