Page 1
HD74AC74
Dual D-Type Positive Edge-Triggered Flip-Flop
Description
The HD74AC74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q,
Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse.
Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time
of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input
is locked out and information present will not be transferred to the outputs until the next rising edge of the
Clock Pulse input.
Features
Asynchronous Inputs:
Low input to SD (Set) sets Q to High level
Low input to CD (Clear) sets Q to Low level
Clear and Set are independent of clock
Simultaneous Low on CD and SD makes both Q and Q High
• Outputs Source/Sink 24 mA
Page 2
HD74AC74
Pin Arrangement
Logic Symbol
C
D1
D
CP
S
D1
Q
Q
GND
1
CP
D
1
2
1
3
1
1
S
D1
C
D1
Q
Q
1
1
4
D
CP
2
CD2S
Q
2
2
D2
Q
2
5
1
6
1
7
14
13
12
11
10
V
CC
C
D2
D
2
CP
2
S
D2
Q
9
2
Q
8
2
(Top view)
Pin Names
D1, D
2
CP1, CP
CD1, C
SD1, S
Q1, Q1, Q2, Q 2Outputs
2
D2
D2
D
1
CP
Data Inputs
Clock Pulse Inputs
Direct Clear Inputs
Direct Set Inputs
S
D1
Q
1
1
Q
1
C
D1
D
CP
S
D2
Q
2
2
2
Q
2
C
D2
2
Page 3
HD74AC74
Truth Table (Each Half)
Inputs Outputs
S
D
C
D
LH X X H L
HL X X L H
LL X X H H
HH HHL
HH LLH
HHLXQ
H : High Voltage Level
L : Low Voltage Level
X : Immaterial
: Low-to-High Clock Transition
(Q0) : Previous Q (Q) before Low-to-High Transition of Clock
Q
0
Logic Diagram
CP D Q Q
0
Q
0
S
D
D Q
CP
C
D
Please note that this diagram is provised only for the understanding of logic operations and should not be
used to estimate propagation delays.
DC Characteristics (unless otherwise specified)
Item Symbol Max Unit Condition
Maximum quiescent supply current I
Maximum quiescent supply current I
CC
CC
40 µAV
4.0 µAV
= VCC or ground, VCC = 5.5 V,
IN
Ta = Worst case
= VCC or ground, VCC = 5.5 V,
IN
Ta = 25°C
Q
3
Page 4
HD74AC74
AC Characteristics
Item Symbol V
Maximum clock f
max
Ta = +25°C
C
= 50 pF
L
(V)*1Min Typ Max Min Max Unit
CC
3.3 100 125 — 95 — MHz
Ta = –40°C to +85°C
CL = 50 pF
frequency 5.0 140 160 — 125 —
Propagation delay t
C
or SDn to Qn or Q
Dn
n
Propagation delay t
C
or SDn to Qn or Q
Dn
n
Propagation delay t
CPn to Qn or Q
n
Propagation delay t
CPn to Qn or Q
n
PLH
PHL
PLH
PHL
3.3 1.0 8.0 12.0 1.0 13.0 ns
5.0 1.0 6.0 9.0 1.0 10.0
3.3 1.0 10.5 12.0 1.0 13.5 ns
5.0 1.0 8.0 9.5 1.0 10.5
3.3 1.0 8.0 13.5 1.0 16.0 ns
5.0 1.0 6.0 10.0 1.0 10.5
3.3 1.0 8.0 14.0 1.0 14.5 ns
5.0 1.0 6.0 10.0 1.0 10.5
Note: 1. Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V
AC Operating Requirements: HD74AC74
Ta = –40°C
Ta = +25°C
C
= 50 pF
L
Item Symbol V
Set-up time, HIGH or LOW t
Dn to CP
n
Hold time, HIGH or LOW t
Dn to CP
CPn or CDn or S
n
Dn
su
h
t
w
(V)*1Typ Guaranteed Minimum Unit
CC
3.3 1.5 4.0 4.5 ns
5.0 1.0 3.0 3.0
3.3 –2.0 0 0 ns
5.0 –1.5 0 0
3.3 3.0 5.5 7.0 ns
Pulse width 5.0 2.5 4.5 5.0
Recovery time t
C
or SDn to CP 5.0 –2.0 0 0
Dn
rec
3.3 –2.5 0 0 ns
Note: 1. Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V
to +85°C
CL = 50 pF
4
Page 5
Capacitance
Item Symbol Typ Unit Condition
Input capacitance C
Power dissipation capacitance C
IN
PD
4.5 pF VCC = 5.5 V
35.0 pF VCC = 5.0 V
HD74AC74
5
Page 6
1
19.20
20.32 Max
1.30
Unit: mm
814
6.30
7.40 Max
7
2.54 ± 0.25
2.39 Max
0.48 ± 0.10
2.54 Min 5.06 Max
0.51 Min
Hitachi Code
JEDEC
EIAJ
Weight
7.62
+ 0.10
0.25
– 0.05
0° – 15°
(reference value)
DP-14
Conforms
Conforms
0.97 g
Page 7
14
1.27
10.5 Max
1
10.06
1.42 Max
Unit: mm
8
5.5
7
+ 0.20
7.80
– 0.30
2.20 Max
*0.22 ± 0.05
1.15
0.20 ± 0.04
0° – 8°
0.70 ± 0.20
*0.42 ± 0.08
0.40 ± 0.06
*Dimension including the plating thickness
Base material dimension
0.12
0.10 ± 0.10
0.15
M
Hitachi Code
JEDEC
EIAJ
(reference value)
Weight
FP-14DA
—
Conforms
0.23 g
Page 8
9.05 Max
14
Unit: mm
8.65
8
*Pd plating
1
0.635 Max
1.27
*0.40 ± 0.06
7
+ 0.11
0.25
3.95
– 0.04
0.14
0.15
1.75 Max
M
6.10
1.08
*0.20 ± 0.05
+ 0.67
0.60
– 0.20
Hitachi Code
JEDEC
EIAJ
Weight
+ 0.10
– 0.30
0° – 8°
(reference value)
FP-14DN
Conforms
Conforms
0.13 g
Page 9
14 8
17
+0.08
*0.22
–0.07
0.20 ± 0.06
5.00
5.30 Max
0.83 Max
0.65
0.13
Unit: mm
4.40
1.0
M
6.40 ± 0.20
0.10
1.10 Max
*Dimension including the plating thickness
Base material dimension
0.15 ± 0.04
*0.17 ± 0.05
+0.03
–0.04
0.07
0° – 8°
Hitachi Code
JEDEC
EIAJ
(reference value)
Weight
0.50 ± 0.10
TTP-14D
—
—
0.05 g
Page 10
Cautions
1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent,
copyright, trademark, or other intellectual property rights for information contained in this document.
Hitachi bears no responsibility for problems that may arise with third party’s rights, including
intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have
received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However,
contact Hitachi’s sales office before using the product in an application that demands especially high
quality and reliability or where its failure or malfunction may directly threaten human life or cause risk
of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation,
traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly
for maximum rating, operating supply voltage range, heat radiation characteristics, installation
conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used
beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable
failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other
consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without
written approval from Hitachi.
7. Contact Hitachi’s sales office for any questions regarding this document or Hitachi semiconductor
products.
Hitachi, Ltd.
Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109
URL NorthAmerica : http:semiconductor.hitachi.com/
For further information write to:
Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose,CA 95134
Tel: <1> (408) 433-1990
Fax: <1>(408) 433-0223
Europe : http://www.hitachi-eu.com/hel/ecg
Asia (Singapore) : http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong) : http://www.hitachi.com.hk/eng/bo/grp3/index.htm
Japan : http://www.hitachi.co.jp/Sicd/indx.htm
Hitachi Europe GmbH
Electronic components Group
Dornacher Stra§e 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00
Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322
Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533
Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building. No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180
Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.
Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX
Loading...