Datasheet HCF4040B Datasheet (ST)

HCF4040B

RIPPLE-CARRY BINARY COUNTER/DIVIDERS 12 STAGE

■ MEDIUM SPEED OPERATION :

t

= 80ns (TYP.) at VDD = 10V

PD

■ FULLY STATIC OPERATION

■ COMMON RESET

■ BUFFERED INPUTS AND OUTPUTS

■ STANDARDIZED SYMMETRICAL OUTPUT

CHARACTERISTICS

■ QUIESCENT CURRENT SPECIFIED UP TO

20V

■ 5V, 10V AND 15V PARAMETRIC RAT INGS

■ INPUT LEAKAGE CURRENT

I

= 100nA (MAX) AT VDD = 18V TA = 25°C

I

■ 100% TESTED FOR QUIESCENT CURRENT

■ MEETS ALL REQUIREMENTS OF JEDEC

JESD13B " STANDARD SPECIF ICATIONS
FOR DESCRIPTI ON OF B SERI ES CMOS
DEVICES"

DESCRIPTION

The HCF4040B is a m onolithic integrated circuit
fabricated in Metal Oxide Semiconductor
technology available in DIP and SOP packages.

DIP SOP

ORDER CODES

PACKAGE TUBE T & R

DIP HCF4040BEY

SOP HCF4040BM1 HCF4040M013TR

The HCF4040B is a ripple carry binary counter. All
counter stages are master-slave flip-flops. The
state of a counter advances one count on the
negative transition of each input pulse; a high level
on the RESET line resets the counter to its all
zeros stage. Schmitt trigger action on the input
pulse line permits unlimited clock rise and fall
times.
All inputs and outputs are buffered

PIN CONNECTION

1/10September 2001

HCF4040B

IINPUT EQUIVALENT CIRCUIT PIN DESCRIPTION

PIN No SYMBOL NAME AND FUNCTION

9, 7, 5, 4, 6,

13, 12, 14,

15, 1, 2, 3

11 RESET Reset Input
10 Φ Input Pulses

8

16

FUNCTIONAL DIAGRAM

Q1 to Q12 12 Buffered Outputs

V

SS

V

DD

Negative Supply Voltage
Positive Supply Voltage

TRUTH TABLE

Φ RESET OUTPUT STATE

X H ALL OUTPUTS = "L"

X : Don’t Care

2/10

L NO CHANGE
L ADVANCE TO NEXT STATE

HCF4040B

LOGIC DIAGRAM

ABSOLUTE MAXIMUM RATINGS

Symbol Parameter Value Unit

V

V

P

T

T

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
All voltage values ar e referred t o V

Supply Voltage

DD

DC Input Voltage -0.5 to VDD + 0.5

I

I

DC Input Current

I

Power Dissipation per Package 200 mW

D

-0.5 to +22 V

± 10 mA

Power Dissipation per Output Transistor 100 mW
Operating Temperature

op

Storage Temperature

stg

pin voltage.

SS

-55 to +125 °C

-65 to +150 °C

V

RECOMMENDED OPERATING CONDITIONS

Symbol Parameter Value Unit

V

V

T

Supply Voltage

DD

Input Voltage 0 to V

I

Operating Temperature

op

3 to 20 V

DD

-55 to 125 °C

V

3/10

HCF4040B

DC SPECIFICATIONS

Test Condition Value

T

Symbol Parameter

I

Quiescent Current 0/5 5 0.04 5 150 150

L

V

(V)

V

I

(V)

|I

|

O

O

(µA)

V

DD

(V)

= 25°C

A

Min. Typ. Max. Min. Max. Min. Max.

0/10 10 0.04 10 300 300
0/15 15 0.04 20 600 600
0/20 20 0.08 100 3000 3000

V

High Level Output

OH

Voltage

0/5 <1 5 4.95 4.95 4.95

0/15 <1 15 14.95 14.95 14.95

Low Level Output

V

OL

Voltage

5/0 <1 5 0.05 0.05 0.05

15/0 <1 15 0.05 0.05 0.05

High Level Input

V

IH

Voltage

0.5/4.5 <1 5 3.5 3.5 3.5

1.5/13.5 <1 15 11 11 11

V

IL

Low Level Input
Voltage

4.5/0.5 <1 5 1.5 1.5 1.5

13.5/1.5 <1 15 4 4 4

I

OH

Output Drive
Current

0/5 2.5 <1 5 -1.36 -3.2 -1.1 -1.1

0/5 4.6 <1 5 -0.44 -1 -0.36 -0.36
0/10 9.5 <1 10 -1.1 -2.6 -0.9 -0.9
0/15 13.5 <1 15 -3.0 -6.8 -2.4 -2.4

I

OL

Output Sink
Current

0/5 0.4 <1 5 0.44 1 0.36 0.36

0/15 1.5 <1 15 3.0 6.8 2.4 2.4

Input Leakage

I

I

Current

C

Input Capacitance

I

The Noi se Margin for both "1" and "0 " le vel is: 1V min. wi th VDD=5V, 2V min. with VDD=10V, 2.5V min. with VDD=15V

0/18 Any Input 18

Any Input 5 7.5 pF

±10

-5

-40 to 85°C -55 to 125°C

±0.1 ±1 ±1 µA

Unit

µA

V0/10 <1 10 9.95 9.95 9.95

V10/0 <1 10 0.05 0.05 0.05

V1/9 <1 10 7 7 7

V9/1 <1 10 3 3 3

mA

mA0/10 0.5 <1 10 1.1 2.6 0.9 0.9

4/10

HCF4040B

DYNAMIC ELECTRICAL CHARACTERISTICS (T

Symbol Parameter

t

PLH tPHL

t

PLH tPHL

t

THL tTLH

t

f

t

t

REM

(*) Typical temperat ure coeffici ent for all VDD value is 0.3 %/°C.

Propagation Delay Time
(∅ to Q1 Out)

Propagation Delay Time
(Qn to Qn+1)

Transition Time 5 100 200

Minimum Input Pulse

t

W

Width

Input Pulse Rise and Fall

, t

r

f

Time

Maximum Clock Input

max

Frequency

Propagation Delay Time 5 140 280

PHL

Minimum Reset Pulse

t

W

Width

Reset Removal Time 5 175 350

(V)

V

DD

INPUT-PULSE OPERATION

5 180 360

15 65 130

5 100 200

15 30 60

15 40 80

570140

15 20 40

5

15

5 3.5 7

15 12 24

RESET OPERATION

15 50 100

5 100 200

15 30 60

15 50 100

= 25°C, CL = 50pF, RL = 200KΩ, tr = tf = 20 ns)

amb

Test Condition Value (*) Unit

Min. Typ. Max.

ns10 80 160

ns10 40 80

ns10 50 100

ns10 30 60

unlimited µs10

MHz10 8 16

ns10 60 120

ns10 40 80

ns10 75 150

5/10

HCF4040B

TEST CIRCUIT

CL = 50pF or equivalent (includes jig and p robe capacit ance)

= 200KΩ

R

L

= Z

R

WAVEFORM 1 : MINIMUM PULSE WIDTH (RES ET) AND REMOVAL TIME ( RESET TO Φ) (f=1MHz;
50% duty cycle)

of pulse generator (typically 50Ω)

T

OUT

6/10

WAVEFORM 2 : PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle)

HCF4040B

WAVEFORM 3 : PROPAGATION DELAY TIME, MINIMUM PULSE WIDTH (Φ) (f=1MHz; 50% duty

cycle)

7/10

HCF4040B

Plastic DIP-16 (0.25) MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

a1 0.51 0.020

B 0.77 1.65 0.030 0.065
b 0.5 0.020

b1 0.25 0.010

D 20 0.787
E 8.5 0.335
e 2.54 0.100

e3 17.78 0.700

F 7.1 0.280

I 5.1 0.201
L 3.3 0.130
Z 1.27 0.050

8/10

P001C

SO-16 MECHANICAL DATA

HCF4040B

DIM.

A 1.75 0.068

a1 0.1 0.2 0.003 0.007
a2 1.65 0.064

b 0.35 0.46 0.013 0.018

b1 0.19 0.25 0.007 0.010

C 0.5 0.019

c1 45° (typ.)

D 9.8 10 0.385 0.393
E 5.8 6.2 0.228 0.244
e 1.27 0.050

e3 8.89 0.350

F 3.8 4.0 0.149 0.157
G 4.6 5.3 0.181 0.208
L 0.5 1.27 0.019 0.050

M 0.62 0.024

S8° (max.)

MIN. TYP MAX. MIN. TYP. MAX.

mm. inch

PO13H

9/10

HCF4040B

Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No li cense is granted by imp lication or otherwise under a ny patent or patent rig hts of STMicroelectronics. Specificat ions
mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information
previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or
systems without express written approval of STMicroelectronics.

Australi a - Brazil - Chin a - Finland - France - Germany - Hong Kon g - India - Italy - Japan - Malay si a - Malta - Morocco

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STM icroelectronics - Pri n ted in Italy - A ll Ri g h ts Reserved

STMicr o el ectronics GROUP OF COMPANI ES

Singapo re - Spain - Sweden - Switzerland - Uni ted Kingdom

© http://www.st.com

10/10