Datasheet FL103M Datasheet (Fairchild)

Page 1
www.fairchildsemi.com
Fairchild Device
Input Voltage
Range
Rated Output
Power
Output Voltage (Rated Current)
LED Illumination
FL103M
85-265VAC
8.4W
24V (0.35A)
R201
24K/3216
R101 100K/3216
N
L
L101
1mH
+
C101 10uF/400V
+
C102
10uF/400V
LED+
LED-
U101
FL103
VDD
3
HV
8
NC
7
GND6NC
4
CS
1
GATE
2
VS
5
+
C201 100uF/35V
C106
2.2n
L102
Short
R102
120K/3216 C103
4.7n/1kV D101 1N4007
D102 1N4007
D201
ES2D(200V/2A)
+
C104 10uF/50V
T101
5
1
2
4
10
9
Q101
2N60R103
10R/2012
R104
100R/2012
R108 2R2/3216
R107
2R2/3216
R105 120K/2012
R106 22K/2012
C105
47pF/2012
MB6S(600V/0.5A)
BD101
N1-
4
+3L
2
F1
250V/1A
Fairchild Reference Design
The following reference design supports inclusion of FL103M in design of LED illumination. It should be used in conjunction with the FL103M datasheet as well as Fairchild’s application notes and technical support team. Please visit Fairchild’s website at http://www.fairchildsemi.com.
Key Features
Constant-Voltage (CV) and Constant-Current (CC) Control without Secondary-
Feedback Circuitry
Low EMI through Frequency Hopping Low Power Consumption in Standby Protection Functions: UVLO, Over-Voltage, Over-Current, and Over-Temperature
1. Schematics
© 2011 Fairchild Semiconductor Corporation 1 RD-L015_FL103M • Rev. 1.0.2
Figure 1. Schematic
Page 2
www.fairchildsemi.com
4
5
3
1
7
10
2
Np1
0.20φ * 1 76T
Np2
0.20φ * 1 41T
Ns
0.32φ(TEX) * 1 39T
Na
0.13φ * 1 27T
Primary
2
3
Secondary
Tape 3T
10
Tape 3T
Tape 3T
Tape 3T
3
1
4
5
Np1
Na
7
Ns
Np2
No.
Winding
Pin (S F)
Wire
Turns
Winding Method
1
Np1
2 3
0.20 Φ * 1
76
Solenoid Winding
2
Insulation: Polyester Tape t = 0.05 mm, 3 Layers
3
Ns
10 7
0.32 Φ (TEX) * 1
39
Solenoid Winding 4 Insulation: Polyester Tape t = 0.05 mm, 3 Layers
5
Np2
3 1
0.20 Φ * 1
41
Solenoid Winding
6
Insulation: Polyester Tape t = 0.05 mm, 3 Layers
7
Na
4 5
0.13 Φ * 1
27
Center Solenoid winding
8
Outer Insulation: Polyester Tape t = 0.05 mm, 3 Layers
Pin
Specification
Remark
Inductance
4 - 5
1.13mH ± 7%
1kHz, 1V
Leakage
4 - 5
Max. 20uH
Short all output pins
2. Transformer
2.1. Transformer Schematic Diagram
2.2. Winding Specification
Core: EE1614S (PC-40) Bobbin: 10 Pins
2.3. Electrical Characteristics
© 2011 Fairchild Semiconductor Corporation 2 RD-L015_FL103M • Rev. 1.0.2
Page 3
www.fairchildsemi.com
VIN
Efficiency
VO[V]
IO[A]
3. Performance
Figure 2. Efficiency Curve
Figure 3. Constant Current Tolerance Using Electric Load (CR)
© 2011 Fairchild Semiconductor Corporation 3 RD-L015_FL103M • Rev. 1.0.2
Page 4
www.fairchildsemi.com
VIN[VAC]
IO[mA]
IO[mA]
VIN[VAC]
Figure 4. Constant Current Tolerance Using Electric Load (CV)
Figure 5. Constant Current Tolerance Using LED Load
4. Related Resources
Datasheet link FL103
http://www.fairchildsemi.com/referencedesign/
© 2011 Fairchild Semiconductor Corporation 4 RD-L015_FL103M • Rev. 1.0.2
Page 5
www.fairchildsemi.com
Reference Design Disclaimer
Fairchild Semiconductor Corporation (“Fairchild”) provides these reference design services as a benefit to our customers. Fairchild has made a good faith attempt to build for the specifications provided or needed by the customer. Fairchild provides this product “as is” and without “recourse” and
MAKES NO WARRANTY, EXPRESSED, IMPLIED OR OTHERWISE, INCLUDING ANY WARRANTY OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
Customer agrees to do its own testing of any Fairchild reference designs in order to ensure design meets the customer needs. Neither Fairchild nor Customer shall be liable for incidental or consequential damages, including but not limited to, the cost of labor, requalifications, rework charges, delay, lost profits, or loss of goodwill arising out of the sale, installation or use of any Fairchild product.
Subject to the limitations herein, Fairchild will defend any suit or proceeding brought against Customer if it is based on a claim that any product furnished hereunder constitutes an infringement of any intellectual property rights. Fairchild must be notified promptly in writing and given full and complete authority, information and assistance (at Fairchild’s expense) for defense of the suit. Fairchild will pay damages and costs therein awarded against Customer but shall not be responsible for any compromise made without its consent. In no event shall Fairchild’s liability for all damages and costs (including the costs of the defense by Fairchild) exceed the contractual value of the products or services that are the subject of the lawsuit. In providing such defense, or in the event that such product is held to constitute infringement and the use of the product is enjoined, Fairchild, in its discretion, shall procure the right to continue using such product, or modify it so that it becomes noninfringing, or remove it and grant Customer a credit
for the depreciated value thereof. Fairchild’s indemnity does not extend to claims of infringement arising from Fairchild’s c ompliance with Customer’s
design, specifications and/or instructions, or the use of any product in combination with other products or in connection with a manufacturing or other process. The foregoing remedy is exclusive and constitutes Fairchild’s sole obligation for any claim of intellectual property infringement and Fairchild makes no warranty that products sold hereunder will not infringe any intellectual property rights.
All solutions, designs, schematics, drawings, boards or other information provided by Fairchild to Customer are confidential and provided for Customer’s own use. Customer may not share any Fairchild materials with other semiconductor suppliers.
© 2011 Fairchild Semiconductor Corporation 5 RD-L015_FL103M • Rev. 1.0.2
Loading...