Operating and Storage Temperature Range-55 to +150
Maximum Lead Temperature for Soldering Purpose,
1/8” from Case for 5 Seconds
Description
These N-Channel enhancement mode power field effect
transistors are produced using Fairchild’s proprietary, planar
stripe, DMOS technology.
This advanced technology has been especially tailored to
minimize on-state resistance, provide superior switching
performance, and withstand high energy pluse in the avalanche
and commutation mode. These devices are well suited for high
efficient switched mode power suppliesand active power factorcorrection.
Figure 7. Breakdown Voltage Variation Figure 8. Maximum Safe Operating Area
vs. Temperature
1.2
1.1
1.0
, [Normalized]
DSS
BV
0.9
Drain-Source Breakdown Voltage
0.8
-75-252575125175
*Notes:
1. V
2. I
= 0V
GS
= 250µA
D
TJ, Junction Temperature [oC]
Figure 9. Maximum Drain Current
4
30
10
1ms
10ms
1
, Drain Current [A]
I
Operation in This Area
is Limited by R
D
0.1
0.01
1101001000
DS(on)
VDS, Drain-Source Voltage [V]
DC
*Notes:
1. T
= 25oC
C
2. T
= 150oC
J
3. Single Pulse
40µs
100µs
FDD5N50F N-Channel MOSFET, FRFET
3
2
, Drain Current [A]
D
I
1
0
255075100125150
TC, Case Temperature [oC]
Figure 10. Transient Thermal Response Curve
]
θJC
0.01
Thermal Response [Z
0.003
3
0.1
1
0.5
0.2
0.1
0.05
0.02
0.01
Single pulse
-5
10
-4
10
-3
10
Rectangular Pulse Duration [sec]
P
DM
*Notes:
1. Z
(t) = 1.4oC/W Max.
θJC
2. Duty Factor, D= t
3. TJM - TC = PDM * Z
-2
10
-1
10
0
10
t
1
t
2
1/t2
(t)
θJC
1
10
2
10
FDD5N50F Rev. A1
4
www.fairchildsemi.com
Page 5
Gate Charge Test Circuit & Waveform
Resistive Switching Test Circuit & Waveforms
FDD5N50F N-Channel MOSFET, FRFET
FDD5N50F Rev. A1
Unclamped Inductive Switching Test Circuit & Waveforms
5
www.fairchildsemi.com
Page 6
Peak Diode Recovery dv/dt Test Circuit & Waveforms
g
p
g
p
+
+
V
V
DS
DS
_
_
L
LL
Sam e Type
Sam e Type
as DU T
as DU T
• dv/dt controlled by R
• dv/dt controlled by R
•ISDcontrolled by pulse period
•ISDcontrolled by pulse period
G
G
V
V
GS
GS
R
R
Driver
Driver
G
G
DUT
DUT
I
I
SD
SD
V
V
DD
DD
FDD5N50F N-Channel MOSFET, FRFET
V
V
GS
GS
( D riv e r )
( D riv e r )
I
I
SD
SD
( D U T )
( D U T )
V
V
DS
DS
( DUT )
( DUT )
G ate Pulse W idth
G ate Pulse W idth
G ate Pulse W idth
--------------------------
--------------------------
--------------------------
D =
D =
D =
Gate Pulse Period
Gate Pulse Period
Gate Pulse Period
IFM, B ody D iode Forw ard Current
IFM, B ody D iode Forw ard Current
I
I
RM
RM
Body D iode R everse C urrent
Body D iode R everse C urrent
Body D iode R ecovery dv/dt
Body D iode R ecovery dv/dt
V
V
SD
SD
Body D iode
Body D iode
Forw ard Volta
Forw ard Volta
e D ro
e D ro
di/dt
di/dt
10V
10V
V
V
DD
DD
FDD5N50F Rev. A1
6
www.fairchildsemi.com
Page 7
Mechanical Dimensions
FDD5N50F N-Channel MOSFET, FRFET
D-PAK
FDD5N50F Rev. A1
Dimensions in Millimeters
7
www.fairchildsemi.com
Page 8
TRADEMARKS
The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global
subsidiaries, and is not intended to be an exhaustive list of all such trademarks.
®
ACEx
Build it Now™
CorePLUS™
CorePOWER™ CROSSVOLT™
CTL™
Current Transfer Logic™
EcoSPARK
®
EfficentMax™
EZSWITCH™ *
™
®
®
Fairchild
Fairchild Semiconduct or
FACT Quiet Series™
FACT
FAST
FastvCore™
FlashWriter
®
®
® *
®
* EZSWITCH™ and FlashWriter
FPS™
F-PFS™
®
FRFET
Global Power ResourceSM
Green FPS™
Green FPS™ e-Series™
GTO™
IntelliMAX™
ISOPLANAR™
MegaBuck™
MICROCOUPLER™
MicroFET™
MicroPak™
MillerDrive™
MotionMax™
Motion-SPM™
OPTOLOGIC
OPTOPLANAR
®
®
®
®
are trademarks of System General Corporation, used under lic ens e by Fairchild Semiconduct or.
PDP SPM™
Power-SPM™
PowerTrench
Programmable Active Droop™
QFET
®
®
QS™
Quiet Series™
RapidConfigure™
Saving our world, 1mW at a time™
SmartMax™
SMART START™
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PR ODUCTS
HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT O F THE
APPLICATION OR USE OF AN Y PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS
PATENT RIGHTS, NOR THE RIG HTS OF OTH ERS. THESE SPECIFICATIO NS DO N OT EXPAN D THE TERM S OF FAIRCHILD’S
WORLDWIDE TERMS AND CONDITIONS, SPECIFIC ALLY THE WARRANTY THER EIN, WHICH COVERS TH ESE PRODUCTS.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR
SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical im plant into the body or
(b) support or sustain lif e, and (c) whose failure to perform
when properly used in accordance with instructi ons for use
2. A critical component in any component of a life support,
device, or system whose failure to perform can be
reasonably expected to cause the fail ure of the life support
device or system, or to affect its safety or effectiveness.
provided in the labeling, can be reasonably expected to
result in a signific ant injury of the user.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification Product Status Definition
Advance Information Formative / In Des i gn
This datasheet contains the design specificati ons for product development.
Specifications may change in any manner without notic e.
This datasheet contains prelim inary data; supplementary data will be published
Preliminary First Production
No Identification Needed Full Production
Obsolete Not In Production
at a later date. Fairchild S emiconductor reserves the right to make changes at
any time without notice t o i mprove design.
This datasheet contains f i nal specifications. Fairchild Semiconductor reserves
the right to make changes at any time without notic e to improve the design.
This datasheet contains specifications on a product that is discontinued by
Fairchild Semiconduc tor. The datasheet is for referenc e i nformation only.