Datasheet ES4318 Datasheet (ESS)

Page 1
ES4318
DVD Processor
Product Brief
DESCRIPTION
The ES4318 Digital Video Disc (DVD) processor is a single-chip solution f or a DVD player that integrates MPEG video decoding, DVD system navigation, Content Scrambli ng System (CSS), and
Dolby™ Digital (AC-3) and MPEG audio decoding. The fully programmable ES4318 is based on a proprietary ESS architecture. It offers the best feature set in comparison to any currently existing DVD chip, and a glueless interface to various peripheral components. The ES4318 is the most cost effective solution i n its cl ass w ith an inte grati on lev el an d qua lity that se t new benchmarks.
The ES4318 processor is capable of decoding Dolby™ Digital (AC-3) or DTS digital surround, simultaneously with MPEG-1 or MPEG-2 video. For embedded applications, the ES4318’s internal RISC process or can be used in place of a m icrocontroller to provide all system control, DVD system navigation, CSS decryption, and many other features. On-chip, multi-tap filters provide arbitrary scaling with state of the art SmartScale™ technology useful for video standards conversion. SmartStream™ technology from ESS provides video error concealment and video post-processing, leading to the highest playability and video quality. Other features included in the ES4318 are video letterbox display, DVD Sub-Picture overlay, and On-Screen Display.
The ES4318 provides a glueless 8/16-bit parallel interface to most DVD servo/loaders. It connects directly with 8/16-bit ROM and 16-bit SDRAM/EDO. An 8-bit YUV video interface supports many TV encoders. General purp os e auxiliary pins are provided to control various peripheral devices. A standard I supports popular audio DACs and ADCs. The ES4318 also features a direct S/PDIF output. A block diagram of a typical stand-alone sy ste m us ing t he ES43 18 w ith th e glueless SDRAM interface appears below.
The DVD system stream from a DVD disc is passed to the ES4318 through the 8-bit/16-bit parallel host interface. The ES4318 parses the system layer and demultiplexes the audio and video strea ms. Audio is decode d and p assed through t he I audio serial bus to an external audio DAC and then to the speakers. Video is decoded and output as YUV pixels to an NTSC or PAL video enco d er. System co nt ro l an d ho us e ke epi ng functions (keyp ad and remote control ) are al so provid ed on-chi p.
2
S interface
2
FEA TURES
• Single-chip DVD video deco der in a 208-p in PQF P pa ck age
• MPEG-1 system and MPEG-2 program streams parsing
supported
• Programmable multimedia processor architecture
• Compatible with Audio CD, VideoCD, VCD 3.0, and Super
VideoCD (SVCD)
• DVD Navigation 1
• Built-in Content Scrambling System (CSS) circuitry
Video
• Pan & Scan and Letter-Box conversions
• Trick modes include Slow, Fast Forward, Fast Reverse, Step,
and Goto
• Sub-Picture decoder suppo rts karaoke/subtitling functions
• 4-bit On-Screen Display (OSD) with 4-bit blending
• 8-bit YUV component video output
Audio
• Built-in Karaoke key-shift function
• Dolby™ Digital 2-channel downmix audio output for Dolb y™
• Dolby Pro Logic
• Linear PCM streams for 24 bit/96KHz
• Concurrent S/PDIF out and 2-channel audio output
• Sensaura Dolby Digital Virtual Suround
• DTS Digital Surround 2-channel downmix stereo output
• S/PDIF output for encoded AC-3, DTS Digital output or
Linear PCM
Peripheral
• Glueless interface to DVD loaders (ATAPI or A/V bus I/F)
• Bidirectional I
• Direct servo/loader interface
• 8 general-purpose auxiliary port s
• Single 27 MHz clock input
Smart Technology
S
• SmartZoom™ for motion zoom and pan
• SmartScale™ for NTSC to PAL conversion and vice versa
• SmartStream™ for video error concealment; supports
Microsoft Windows™ Sound System
2
S audio interface
BLOCK DIAGRAM
Video
Audio
NTSC/PAL
Encoder
Audio
CODEC
Panel
Interface
EPROM
DVD drive
2MByte
SDRAM
ESS Technology, Inc. SAM0377-052101 1
ES4318
TV
MIC
Speakers
Remote Control/ Keypad
Page 2
PINOUT
VCC HA2
VPP AUX0 AUX1 AUX2
VSS
VCC AUX3 AUX4 AUX5 AUX6 AUX7 LOE#
VSS
VCC
LCS0# LCS1# LCS2# LCS3#
VSS
LD0 LD1 LD2 LD3
LD4 VCC VSS
LD5
LD6
LD7
LD8
LD9
LD10 LD11
VSS VCC
LD12 LD13 LD14 LD15
LWRLL#
LWRHL#
VSS VCC
NC
NC LA0 LA1 LA2 LA3
VSS
HIOCS16#
HA1
VSS
HA0
HWR#/DCI_CLK
HRD#/DCI_ACK#
VCC
HCS3FX#
HCS1FX#
VSS
HIORDY
HIRQ/DCI_ERR#
HRST#
144
145
146
147
148
149
150
151
152
153
154
155
156
157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208
1 2 3 4 5 6 7 8 9101112131415161718192021222324252627282930313233343536373839404142434445464748495051
VSS
HD13
HD12
HD11
HD10
HD9
137
136
135
134
133
HD8/DCI_FDS#
132
HRDQ#
HWRQ#/DCI_REQ#
HD15
141
142
143
HD14
140
VCC
139
138
ES4318
208-Pin PQFP Package
HD7/DCI7
VCC
130
131
VSS
129
HD5/DCI5
HD6/DCI6
127
128
HD4/DCI4
HD3/DCI3
125
126
HD2/DCI2
HD1/DCI1
123
124
HD0/DCI0
VCC
121
122
VSS
120
HSYNCH#
VSYNCH#
118
119
PCLKQSCN
117
PCLK2XSCN
116
YUV7
115
YUV6
114
YUV5
113
VSS
112
VCC
111
YUV4
110
ES4318 PRODUCT BRIEF
YUV3
YUV2
YUV1
YUV0
DCLK
105
106
107
108
109
52
104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54
53
VCC VSS DSCK DQM DCS0# VCC VSS DCS1# DB15 DB14 DB13 DB12 VCC VSS DB11 DB10 DB9 DB8 DB7 DB6 VSS VCC DB5 DB4 DB3 DB2 DB1 DB0 VSS VCC DRAS2# DRAS1# DRAS0# DWE# DOE#/DSCK_EN DCAS# VCC VSS DMA11 DMA10 DMA9 DMA8 DMA7 DMA6 VSS VCC DMA5 DMA4 DMA3 DMA2 DMA1 DMA0
NC
NC
LA4
LA5
LA6
LA7
LA8
LA9
VCC
VSS
VCC
LA11
LA10
VSS
LA12
VCC
LA13
LA14
LA15
LA16
LA17
LA18
VSS
VCC
LA21
LA20
LA19
TDMDR
RESET#
TDMDX/RSEL
VSS
VCC
TDMFS
TDMCLK
TDMTSC#
SEL_PLL2
TSD/SEL_PLL0
TWS/SEL_PLL1
NC
VSS
TBCK
MCLK
SPDIF_DOBM
XIN
VCC
RSD
RWS
VSS
VCC
RBCK
XOUT
APLLCAP
Figure 1 ES4318 Device Pinout
PIN DESCRIPTION
Name Number I/O Definition
VCC 1, 9, 18, 27, 35, 44, 51, 59, 68, 75, 83 , 92, 99, 10 4, 11 1,
LA[21:0] 23:19,16:10,7:2,207:204 O Device address output. VSS 8,17,26,34,43,52,60,67,76,84,91,98,103,112,120,129,1
RESET# 24 I Reset input, active low.
121, 130, 139, 148, 157, 164, 172, 183, 193, 201
38,147,156,163,171,177,184,192,200,208
2 SAM0377-052101 ESS Technology, Inc.
I 3.65 V ± 150 mv.
I Ground.
Page 3
ES4318 PRODUCT BRIEF
Name Number I/O Definition
TDMDX RSEL I ROM Select
25
TDMDR 28 I TDM receive data. TDMCLK 29 I TDM clock input. TDMFS 30 I TDM frame synch. TDMTSC# 31 O TDM output enable, active low. TWS SEL_PLL1 I Select PLL1. TSD SEL_PLL0 I Select PLL0.
SEL_PLL2 36 Select PLL2. See the table for pin number 33. MCLK 39 I/O Audio master clock for audio DAC. TBCK 40 I/O Audio transmit bit clock. SPDIF_DOBM 41 O S/PDIF (IEC958) Format Output. RSD 45 I Audio receive serial data. RWS 46 I Audio receive frame synch. RBCK 47 I Audio receive bit clock. APLLCAP 48 I Analog PLL Capacitor. XIN 49 I Crystal input. XOUT 50 O Crystal output. DMA[11:0] 66:61,58:53 O DRAM address bus. DCAS# 69 O Column address strobe, active low. DOE# DSCK_EN I Clock Enable, active low. DWE# 71 O DRAM write enable, active low. DRAS[2:0]# 74:72 O Row address strobe, active low. DB[15:0] 96:93,90:85,82:77 I/O DRAM data bus. DCS[1:0]# 97,100 O SDRAM chip select [1:0], active low. DQM 101 O Data input/output mask. DSCK 102 O Clock to SDRAM. DCLK 105 I Clock Input (27 MHz) YUV[7:0] 115:113,110:106 O 8-bit YUV output. PCLK2XSCN 116 I/O 2X pixel clock. PCLKQSCN 117 I/O Pixel clock. VSYNCH# 118 I/O Vertical sync for screen video interface, programmable for rising or falling edge, active low. HSYNCH# 119 I/O Horizontal sync for screen video interface, programmable for rising or falling edge, active low. HD[15:0] 141:140,137:131,128:122 O Host data bus HCS1FX# 152 O Host select 1. HCS3FX# 153 O Host select 3. HIOCS16# 151 I Device 16-bit data transfer. HA[2:0] 158, 155:154 I/O Host address bus. VPP 159 I Peripheral protection voltage. HWR#/DCI_ACK# 149 I,I Host write/DCI Interface Acknowledge Signal, active low. HRD#/DCI_CLK 150 I,I Host read/DCI Interface Clock. HD[15:0] 141:140,137:131,128:122 I/O Host data bus. HWRQ# 142 O Host write request. HRDQ# 143 O Host read request. HIRQ 144 I/O Host interrupt. HRST# 145 O Host reset. HIORDY 146 I Host I/O ready. HWR# 149 O Host write request. AUX[7:0] 169:165,162:160 I/O Auxiliary ports. LOE# 170 O Device output enable, active low. LCS[3:0]# 176:173 O Chip select [3:0], active low. LD[15:0] 197:194, 191:185, 182:178 I/O Device data bus. LWRLL# 198 O Device write enable, active low. LWRHL# 199 O Device write enable, active low. NC 37,38,42,203:202 No connect.
32
33
70
O TDM transmit data.
RSEL Selection
016-bit ROM 1 8-bit ROM
O Audio transmit frame sync.
O Audio transmit serial data port.
SEL_PLL2 SEL_PLL0 Clock Output
0 0 2.5 x DCLK 013 x DCLK 1 0 3.5 x DCLK 114 x DCLK
O Output enable, active low.
ESS Technology, Inc. SAM0377-052101 3
Page 4
ORDERING INFORMATION
Part Number Description Package
ES4318 DVD Processor 208-pin TQFP
ES4318 PRODUCT BRIEF
MECHANICAL DIMENSIONS
156
157
208
Index Pin 1
A
152
A2
A1
D
D1 D3
105
Note:
104
1. All dimensions are in inches (millimeter).
2. Actual package used has millimeter
native dimensions – take care with rounding from metric to imperial.
Symbol Min Nom Max
A ––0.165
EE1E3
A1 0.010
––
(0.25)
A2 0.130
(3.30)
B0.007
(0.18)
C0.005
53
(0.12)
D1.195
(30.35)
D1 1.098
(27.90)
0.134 (3.40)
0.009 (0.23)
0.006 (0.16)
1.205
(30.60)
1.102
(28.00)
0.138 (3.50)
0.011 (0.28)
0.008 (0.20)
1.215
(30.85)
1.106
(28.10)
D3 1.004 (25.50) REF
e
see detail
e 0.0197 (0.50) BASIC
E1.195
(30.35)
E1 1.098
(27.90)
1.205
(30.60)
1.102
(28.00)
(30.85)
(28.10)
1.215
1.106
B
φ
No part of this publication may be reproduced, stored in a retrieval system, transmitted, or translated in any form or by any means, electronic, mechanical, ma nual, optical , or otherwise, without the prior written permission of ESS Technology, Inc.
ESS Technology, Inc. makes no representations or warranties regarding the content of this document.
All specifications are subject to change without prior notice.
C
L
ESS Technology, Inc. assumes no responsibility for any errors contained herein.
(P) U.S. Patent 4,214,125 and others, other patents pending.
VideoDriveTM is a trademark of ESS Technology, Inc. MPEG is the Moving Picture Experts Group of the ISO/
IEC. All other trademarks are owned by their respective
holders and are used for identification purposes only.
4 © 2000—2001 ESS Technology, Inc. All rights reserved. SAM0377-052101
Loading...