The EDI8F321024C is a high speed 32 megabit Static RAM
module organized as 1024K words by 32 bits. This module is
constructed from eight 1024Kx4 Static RAMs in SOJ packages
on an epoxy laminate (FR4) board.
Four chip enables (EØ-E3) are used to independently enable
the four bytes. Reading or writing can be executed on individual
bytes or any combination of multiple bytes through proper use of
selects.
The EDI8F321024C is offered in 72 pin ZIP and 72 lead SIMM
packages, which enable 32 megabits of memory to be placed in
less than 1.3 square inches of board space.
All inputs and outputs are TTL compatible and operate from a
single 5V supply. Fully asynchronous circuitry requires no
clocks or refreshing for operation and provides equal access and
cycle times for ease of use.
Pins PD1- PD4, are used to identify module memory density in
applications where alternate modules can be interchanged.
PIN NAMES
AØ-A19Address Inputs
EØ-E3Chip Enables
WWrite Enable
G Output Enable
DQØ-DQ31Common Data
Input/Output
VCCPower (+5V±10%)
VSSGround
NCNo Connection
Aug. 2002 Rev. 8A
ECO #15521
8F321024C Pin Config.
0E
1E
2E
3E
8F321024C Blk Dia.
1
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
Page 2
EDI8F321024C
ABSOLUTE MAXIMUM RATINGS*
Voltage on any pin relative to VSS-0.5V to 7.0V
Operating Temperature TA (Ambient)
Commercial0°C to +70°C
Industrial-40°C to +85°C
Storage Temperature, Plastic-55°C to +125°C
Power Dissipation7.0 Watts
Output Current20 mA
*Stress greater than those listed under "Absolute Maximum Ratings" may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions greater than those indicated
in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
DC ELECTRICAL CHARACTERISTICS
ParameterSymConditionsMinTyp Max Units
Operating Power Supply CurrentICC1W, E = VIL, II/O = 0mA, Min Cycle1280mA
Standby (TTL) Power Supply CurrentICC2E ³ VIH, VIN £ VIL or VIN ³ VIH480mA
Full Standby Power Supply CurrentICC3E ³ VCC-0.2V80mA
CMOSVIN ³ VCC-0.2V or VIN £ 0.2V
Input Leakage CurrentILIVIN = 0V to VCC----±80µA
Output Leakage CurrentILOV I/O = 0V to VCC----±20µA
Output High VoltageVOHIOH = -4.0mA2.4----V
Output Low VoltageVOLIOL = 8.0mA----0.4V
*Typical: TA = 25°C, VCC = 5.0V
RECOMMENDED DC OPERATING CONDITIONS
ParameterSymMinTypMaxUnits
Supply VoltageVCC4.55.05.5V
Supply VoltageVSS000V
Input High VoltageVIH2.2--6.0V
Input Low VoltageVIL-0.3--0.8V
AC TEST CONDITIONS
Input Pulse LevelsVSS to 3.0V
Input Rise and Fall Times5ns
Input and Output Timing Levels1.5V
Output Load1TTL, CL = 30pF
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
CAPACITANCE
(f=1.0MHz, VIN=VCC or VSS)
ParameterSymMaxUnit
Address LinesCI60pF
Data LinesCD/Q20pF
Chip Enable LineCC20pF
Write LineCN60pF
These parameters are sampled, not 100% tested.
2
Aug. 2002 Rev. 8A
ECO #15521
Page 3
AC CHARACTERISTICS READ CYCLE
ParameterJEDECAlt.MinMaxMin Max Min MaxUnits
Read Cycle TimeTAVAV TRC152025ns
Address Access TimeTAVQV TAA152025ns
Chip Enable AccessTELQV TACS152025ns
Chip Enable to Output in Low Z (1)TELQX TCLZ333ns
Chip Disable to Output in High Z (1)TEHQZ TCHZ71012ns
Output Hold from Address ChangeTAVQX TOH333ns
Output Enable to Output ValidTGLQV TOE7810ns
Output Enable to Output in Low Z (1)TGLQX TOLZ000ns
Output Disable to Output in High Z(1)TGHQZ TOHZ7810ns
Note 1: Parameter guaranteed, but not tested.
FIG. 2
READ CYCLE 1 - W HIGH, G, E LOW
EDI8F321024C
Symbol15ns20ns25ns
A
Q
8F321024C Rd Cyc1
FIG. 3
READ CYCLE 2 - W HIGH
A
E
G
Q
TAVQV
TELQV
TELQX
TAVAV
ADDRESS 1
TAVQV
TGLQV
TGLQX
TAV AV
ADDRESS 2
TAVQX
DATA 1
DATA 2
TEHQZ
TGHQZ
Aug. 2002 Rev. 8A
ECO #15521
8F321024C Rd Cyc2
3
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
Page 4
EDI8F321024C
AC CHARACTERISTICS WRITE CYCLE
Symbol15ns20ns25ns
ParameterJEDECAlt.MinMaxMin Max Min Max Units
Write Cycle TimeTAVAV TWC152025ns
Chip Enable to End of WriteTELWH TCW101520ns
TWLEH TCW101520ns
Address Setup TimeTAVWLTAS000ns
TAVELTAS000ns
Address Valid to End of WriteTAVWH TAW101520ns
TAVEH TAW101520ns
Write Pulse WidthTWLWH TWP121520ns
TELEH TWP121520ns
Write Recovery TimeTWHAX TWR000ns
TEHAX TWR000ns
Data Hold TimeTWHDX TDH330ns
TEHDX TDH330ns
Write to Output in High Z (1)TWLQZ TWHZ0708012ns
Data to Write TimeTDVWH TDW71215ns
TDVEH TDW71215ns
Output Active from End of Write (1)TWHQX TWLZ333ns
Note 1: Parameter guaranteed, but not tested.
FIG. 4
WRITE CYCLE 1 - W CONTROLLED
A
E
W
D
Q
8F321024C Write Cyc1
TAVWL
TAVWH
TAVAV
TELWH
TWLQZ
TWHAX
TWLWH
TDVWHTWHDX
DATA VALID
TWHQX
HIGH Z
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
4
Aug. 2002 Rev. 8A
ECO #15521
Page 5
FIG. 5
WRITE CYCLE 2 - E CONTROLLED
A
TAVEL
E
W
EDI8F321024C
TAVAV
TELEH
TAVEHTEHAX
TWLEH
TEHDXTDVEH
D
Q
8F321024C Write Cyc2
DATA VALID
HIGH Z
Aug. 2002 Rev. 8A
ECO #15521
5
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com