Applications Information (Continued)
stub(s), and other impedance discontinuities as well as
ground shifting, noise margin limits, and total termination
loading must be taken into account.
The DS90C401 differential line driver is a balanced current
source design. A current mode driver, generally speaking
has a high output impedance and supplies a constant current for a range of loads (a voltage mode driver on the other
hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce
a logic state and in the other direction to produce the other
logic state. The typical output current is mere 3.4 mA, a minimum of 2.5 mA, and a maximum of 4.5 mA. The current
mode requires (as discussed above) that a resistive termination be employed to terminate the signal and to complete
the loop as shown in
Figure 4
. AC or unterminated configurations are not allowed. The 3.4 mA loop current will develop
a differential voltage of 340 mV across the 100Ω termination
resistor which the receiver detects with a 240 mV minimum
differential noise margin neglecting resistive line losses
(driven signal minus receiver threshold (340 mV – 100 mV =
240 mV)). The signal is centered around +1.2V (Driver Offset, V
OS
) with respect to ground as shown in
Figure 5
. Note
that the steady-state voltage (V
SS
) peak-to-peak swing is
twice the differential voltage (V
OD
) and is typically 680 mV.
The current mode driver provides substantial benefits over
voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency.Whereas the RS-422 voltage mode driver increases
exponentially in most case between 20 MHz–50 MHz. This
is due to the overlap current that flows between the rails of
the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output
without any substantial overlap current. This is similar to
some ECL and PECL devices, but without the heavy static
I
CC
requirements of the ECL/PECL designs. LVDS requires
80%less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.
Pin Descriptions
TABLE 1. Device Pin Descriptions
Pin No. Name Description
4, 8 D
IN
TTL/CMOS driver input pins
3, 7 D
OUT+
Non-inverting driver output pin
2, 6 D
OUT−
Inverting driver output pin
5 GND Ground pin
Pin No. Name Description
1V
CC
Positive power supply pin,
+5.0V
±
10
%
Ordering Information
Operating Package Type/ Order Number
Temperature Number
−40˚C to +85˚C SOP/M08A DS90C401M
Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices
should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation.
Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except: V
OD1
and
∆V
OD1
.
Note 3: All typicals are given for: V
CC
= +5.0V,TA= +25˚C.
Note 4: Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an event
on the inputs.
Note 5: Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.
Note 6: Generator waveform for all tests unless otherwise specified:f=1MHz, Z
O
=50Ω,tr≤6 ns, and tf≤ 6 ns.
Note 7: ESD Ratings:
HBM (1.5 kΩ, 100 pF) ≥ 3,500V
EIAJ (0Ω, 200 pF) ≥ 250V
Note 8: Output short circuit current (I
OS
) is specified as magnitude only, minus sign indicates direction only.
DS100013-10
FIGURE 5. Driver Output Levels
www.national.com 4