Datasheet DM74ALS645AWMX, DM74ALS645AWM, DM74ALS645AN Datasheet (Fairchild Semiconductor)

Page 1
© 2000 Fairchild Semiconductor Corporation DS009304 www.fairchildsemi.com
March 1987 Revised February 2000
DM74ALS645A Octal Bus Transceivers
DM74ALS645A Octal Bus Transceivers
General Description
These octal bus transceivers ar e designed for asynchro­nous two-way communication between data busses. These devices transmit data from t he A bus to the B bus o r from the B bus to the A bus depending upo n the level at the direction control (DI R) input. The enable inp ut (G) can be used to disable the device so the busses are effectively isolated.
Features
Advanced Oxide-isolated Ion-implanted Schottky TTL process
Switching performan ce is gu aranteed over full tempe ra­ture and V
CC
supply range
Switching performance specified at 50 pF
PNP input design reduces input loading
Ordering Code:
Devices also availab le in Tape and Reel. Specify by appending th e s uffix let t er “X” to the ordering code.
Connection Diagram
Function Table
L = LOW Logic Level H = HIGH Logic Level X = Either LOW or HIG H Logic Level
Logic Diagram
Order Number Package Number Package Description
DM74ALS645AWM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide DM74ALS645AN N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Control
Inputs Operation
G
DIR
L L B Data to A Bus L H A Data to B Bus
HX Isolation
Page 2
www.fairchildsemi.com 2
DM74ALS645A
Absolute Maximum Ratings(Note 1)
Note 1: The “Absolute Maximum Ratin gs” are those v alues beyon d which
the safety of the dev ice cannot be guaranteed. T he device sh ould not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The “Recommend ed O peratin g Cond itions” t able w ill defin e the co ndition s for actual device operation.
Recommended Operating Conditions
Electrical Characteristics
Over Recommended Free Air Temperature Range
Note 2: For I/O ports, IIH and IIL parameters includ e t he 3-STATE output current (I
OZL
and I
OZH
).
Switching Characteristics
Over Recommended Operating Free Air Temperature Range
Supply Voltage 7V Input Voltage;
Control Inputs 7V
I/O Ports 5.5V Operating Free Air Temperature Range 0°C to +70°C Storage Temperature Range 65°C to +150°C Typical θ
JA
N Package 53.0°C/W
M Package 72.0°C/W
Symbol Parameter Min Typ Max Units
V
CC
Supply Voltage 4.5 5 5.5 V
V
IH
HIGH Level Input Voltage 2 V
V
IL
LOW Level Input Voltage 0.8 V
I
OH
HIGH Level Output Current −15 mA
I
OL
LOW Level Output Current 24 mA
T
A
Operating Free Air Temperature Range 0 70 °C
Symbol Parameter Test Conditions Min Typ Max Units
V
IC
Input Clamp Voltage VCC = Min, II = 18 mA 1.5 V
V
OH
HIGH Level Output Voltage VCC = 4.5 to 5.5V IOH = 0.4 mA VCC 2
VCC = Max IOH = 3 mA 2.4 3.2 V
IOH = Max 2
V
OL
LOW Level Output Voltage VCC = Min IOL = 12 mA 0.25 0.4
V
IOL = 24 mA 0.35 0.5
I
I
Input Current at VCC = Max I/O Ports, VI = 5.5V 100
µA
Maximum Input Voltage Control Inputs, VI = 7V 100
I
IH
HIGH Level Input Current VCC = Max, VI = 2.7V (Note 2) 20 µA
I
IL
LOW Level Input Current VCC = Max, VI = 0.4V (Note 2) 100 µA
I
O
Output Drive Current VCC = Max, VO = 2.25V 30 112 mA
I
CC
Supply Current VCC = Max Outputs HIGH 30 45
Outputs LOW 36 55 mA Outputs Disabled 38 58
Symbol Parameter
From To
Conditions Min Max Units
(Input) (Output)
t
PLH
Propagation Delay Time
A or B B or A
VCC = 4.5 to 5.5V,
310ns
LOW-to-HIGH Level Output CL = 50 pF,
t
PHL
Propagation Delay Time
A or B B or A
R1 = R2 = 500
310ns
HIGH-to-LOW Level Output
t
PZH
Output Enable Time to HIGH Level Output G A or B 5 20 ns
t
PZL
Output Enable Time to LOW Level Output G A or B 5 20 ns
t
PHZ
Output Disable Time from HIGH Level Output G A or B 2 10 ns
t
PLZ
Output Disable Time from LOW Level Output G A or B 4 15 ns
Page 3
3 www.fairchildsemi.com
DM74ALS645A
Physical Dimensions inches (millimeters) unless otherwise noted
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number M20B
Page 4
www.fairchildsemi.com 4
DM74ALS645A Octal Bus Transceivers
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N20A
Fairchild does not assume any responsibility for use of any circuitry described, no circuit pate nt licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or syste ms
which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be rea­sonably expected to result in a significant inju ry to the user.
2. A critical component i n any compon ent of a lif e support device or system whose failu re to perform can be rea­sonably expected to ca use the fa i lure of the life su pp ort device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
Loading...