Datasheet DM74ALS540AWMX, DM74ALS540AWM, DM74ALS540ASJX, DM74ALS540ASJ, DM74ALS540AN Datasheet (Fairchild Semiconductor)

© 2000 Fairchild Semiconductor Corporation DS009170 www.fairchildsemi.com

October 1986
Revised February 2000

DM74ALS540A Octal Inverting Buffer and Line Driver with 3-STATE Outputs

DM74ALS540A
Octal Inverting Buffer and Line Driver

with 3-STATE Outputs

General Description

This octal buffer and line driver is designed to have the per­formance of the DM74ALS240A serie s and, at the same
time, offer a pinout with inputs and outputs on opposite
sides of the package. Th is arrangement gr eatly enhances
printed circuit board l ayout. Th e 3-STATE control gate is a
2-input NOR such that if either G

1 or G2 is HIGH, all eight

outputs are in the high impedance state.

Features

■ Advanced oxide-isolated, ion-implanted Schottky TTL
process

■ Switching performan ce is gu aranteed over full tempe ra­ture and V

CC

supply range

■ Data flow-thru pinou t (All inputs on op posite side from
outputs)

■ P-N-P inputs reduce DC loading

Ordering Code:

Devices also availab le in Tape and Reel. Specify by appending th e s uffix let t er “X” to the ordering code.

Connection Diagram Function Table

H = HIGH Logic Level
L = LOW Logic Level
X = Don't Care (Either HIGH or LOW Logic Level)
Hi-Z = High Impedance (OFF) State

Order Number Package Number Package Description

DM74ALS540AWM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74ALS540ASJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS540AN N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Inputs Output

G

1G 2A Y

H X X Hi-Z
X H X Hi-Z
LLLH
LLHL

www.fairchildsemi.com 2

DM74ALS540A

Absolute Maximum Ratings(Note 1)

Note 1: The “Absolute Maximum Ratin gs” are those v alues beyon d which

the safety of the dev ice cannot be guaranteed. T he device sh ould not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommend ed O peratin g Cond itions” t able w ill defin e the co ndition s
for actual device operation.

Recommended Operating Conditions

Electrical Characteristics

over recommended free air temperature range

Switching Characteristics

over recommended free air operating temperature range

Supply Voltage 7V
Input Voltage 7V
Voltage Applied to a

Disabled 3-STATE Output 5.5V
Operating Free-Air Temperature Range 0°C to +70°C
Storage Temperature Range −65°C to +150°C
Typical θ

JA

N Package 58.5°C/W

M Package 77.5°C/W

Symbol Parameter Min Nom Max Units

V

CC

Supply Voltage 4.5 5 5.5 V

V

IH

HIGH Level Input Voltage 2 V

V

IL

LOW Level Input Voltage 0.7 V

I

OH

HIGH Level Output Current −15 mA

I

OL

LOW Level Output Current 24 mA

T

A

Free Air Operating Temperature 0 70 °C

Symbol Parameter Test Conditions Min Typ Max Units

V

IK

Input Clamp Voltage VCC = Min, II = −18 mA −1.5 V

V

OH

HIGH Level VCC = 4.5V to 5.5V IOH = −0.4 mA VCC − 2
Output Voltage VCC = Min IOH = −3 mA 2.4 3.2 V

IOH = Max 2

V

OL

LOW Level VCC = Min IOL = 12 mA 0.25 0.4

mA

Output Voltage IOL = 24 mA 0.35 0.5

I

I

Input Current @ Maximum Input Voltage VCC = Max, VI = 7V 100 µA

I

IH

HIGH Level Input Current VCC = Max, VI = 2.7V 20 µA

I

IL

LOW Level Input Current VCC = Max, VI = 0.4V −100 µA

I

OZH

HIGH Level 3-STATE Output Current VCC = Max, VO = 2.7V 20 µA

I

OZL

LOW Level 3-STATE Output Current VCC = Max, VO = 0.4V −20 µA

I

O

Output Drive Current VCC = Max, VO = 2.25V −30 −112 mA

I

CC

Supply Current VCC = Max Outputs HIGH 5 10

Outputs LOW 13 22 mA
Outputs Disabled 11 19

Symbol Parameter Conditions

From (Input)

Min Max Units

To (Output)

t

PLH

Propagation Delay Time VCC = 4.5V to 5.5V,

A or B to Y 2 12 ns

LOW-to-HIGH Level Output R1 = R2 = 500Ω,

t

PHL

Propagation Delay Time CL = 50 pF

A or B to Y 2 9 ns

HIGH-to-LOW Level Output

t

PZH

Output Enable Time to HIGH Level Output G to Y 5 15 ns

t

PZL

Output Enable Time to LOW Level Output G to Y 8 20 ns

t

PHZ

Output Disable Time from HIGH Level Output G to Y 1 10 ns

t

PLZ

Output Disable Time from LOW Level Output G to Y 2 12 ns

3 www.fairchildsemi.com

DM74ALS540A

Physical Dimensions inches (millimeters) unless otherwise noted

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide

Package Number M20B

www.fairchildsemi.com 4

DM74ALS540A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package Number M20D

5 www.fairchildsemi.com

DM74ALS540A Octal Inverting Buffer and Line Driver with 3-STATE Outputs

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Package Number N20A

Fairchild does not assume any responsibility for use of any circu itry described, no circuit patent license s are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are dev ic es or syste ms
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided i n the labe li ng, can be re a­sonably expected to result in a significant injury to the
user.

2. A critical componen t in any com ponent o f a l ife supp ort
device or system whose failu re to perform can b e rea­sonably expected to c ause th e fa i lure of the li fe s upp or t
device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com