Datasheet CY74FCT16841CTPVCT, CY74FCT16841CTPVC, CY74FCT16841ATPVC, CY74FCT162841CTPVC, CY74FCT162841CTPAC Datasheet (Texas Instruments)

...
Page 1
Data sheet acquired from Cypress Semiconductor Corporation. Data sheet modified to remove devices not offered.
CY74FCT16841T
CY74FCT162841T
SCCS067 - July 1994 - Revised March 2000
Features
• Power-off disable outputs permits live insertion
• Edge-rate control circuitry for significantly improved noise characteristics
• Typical output skew < 250 ps
• ESD > 2000V
• TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
• Industrial temperature range of 40˚C to +85˚C
•V
= 5V ± 10%
CC
CY74FCT16841T Features:
• 64 mA sink current, 32 mA source current
• Typical V TA = 25˚C
(ground bounce) <1.0V at VCC = 5V,
OLP
CY74FCT162841T Features:
• Balanced 24 mA output drivers
• Reduced system switching noise
• Typical V TA= 25˚C
(ground bounce) <0.6V at VCC = 5V,
OLP
Logic Block Diagrams
OE
1
LE
1
1D1
2
OE
2
2D1
LE
D
C
TO 9 OTHER CHANNELS
D
C
TO 9 OTHER CHANNELS
1Q1
FCT16841-1
2Q1
FCT16841-2
20-Bit Latches
Functional Description
The CY74FCT16841T and CY74FCT162841T are 20-bit D-type latches designed for use in bus applications requiring high speedand low power. These devices can be used as two independent 10-bit latches, or as a single 10-bit latch, or as a single 20-bit latch by connecting the Output Enable ( Latch (LE) inputs. Flow-through pinout and small shrink packaging aid in simplifying board layout. The output buffers are designed with a power-off disable feature to allow live insertion of boards.
The CY74FCT16841T is ideally suited for driving high-capacitance loads and low-impedance backplanes.
The CY74FCT162841T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162841T is ideal for driving transmission lines.
Pin Configuration
SSOP/TSSOP
Top View
OE
1
1Q1 1Q2
GND
1Q3
1Q4
V
1Q5
1Q6
1Q7
GND
1Q8 1Q9
1Q10
2Q1 2Q2
2Q3
GND
2Q4 2Q5 2Q6
V
2Q7 2Q8
GND
2Q9
2Q10
OE
2
1 2 3 4 5 6
CC
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
CC
23 24 25 26 27 28
LE
1
56 55
1D1 1D2
54 53
GND
1D3
52 51
1D4
V
CC
50
1D5
49
1D6
48 47
1D7
GND
46 45
1D8
44
1D9
43
1D10
42
2D1
41
2D2
40
2D3
39
GND
38
2D4 2D5
37 36
2D6
V
35
CC
34
2D7
33
2D8
32
GND
31
2D9
30
2D10
29
LE
2
OE) and
FCT16841-3
Copyright © 2000, Texas Instruments Incorporated
Page 2
CY74FCT16841T
CY74FCT162841T
Pin Description
Name Description
D Data Inputs LE Latch Enable Input (Active HIGH) OE Output Enable Input (Active LOW) O Three-State Outputs
Function Table
D LE OE Q
H H L H
L H L L
X L L Q
[1]
Inputs Outputs
[2]
X X H Z
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature......................................−55°C to +125°C
Ambient Temperature with
Power Applied..................................................−55°C to +125°C
DC Input Voltage .................................................−0.5V to +7.0V
DC Output Voltage..............................................−0.5V to +7.0V
DC Output Current
[3, 4]
Power Dissipation..........................................................1.0W
Static Discharge Voltage............................................>2001V
(per MIL-STD-883, Method 3015)
Operating Range
Range
Industrial 40°C to +85°C 5V ± 10%
Ambient
Temperature V
CC
(Maximum Sink Current/Pin)...........................−60 to +120 mA
Electrical Characteristics Over the Operating Range
Parameter Description Test Conditions Min. Typ.
V
IH
V
IL
V
H
V
IK
I
IH
I
IL
I
OZH
I
OZL
I
OS
I
O
I
OFF
Notes:
1. H = HIGH Voltage Level. L = LOW Voltage Level. X = Don’t Care. Z = HIGH Impedance.
2. Output level before LE HIGH-to-LOW Transition.
3. Operation beyondthe limits set forth may impair the useful life of the device.Unless otherwise noted, these limits are over the operating free-air temperature range.
4. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V
5. Typical values are at V
6. This parameter is specified but not tested.
7. Not more thanoneoutput should be shorted at a time. Duration ofshort should not exceedone second. The use of high-speed testapparatusand/or sample and hold techniquesare preferable in ordertominimize internal chip heating and more accuratelyreflect operational values. Otherwise prolongedshorting of a high output may raise the chip temperature well above normal and thereby cause invalidreadingsin other parametric tests. In any sequence of parameter tests, I
8. Tested at +25˚C.
Input HIGH Voltage Logic HIGH Level 2.0 V Input LOW Voltage Logic LOW Level 0.8 V Input Hysteresis
[6]
Input Clamp Diode Voltage VCC=Min., IIN=18 mA 0.7 1.2 V Input HIGH Current VCC=Max., VI=V
CC
Input LOW Current VCC=Max., VI=GND ±1 µA High Impedance Output
Current (Three-State Output pins) High Impedance Output
Current (Three-State Output pins) Short Circuit Current Output Drive Current
[7] [7]
Power-Off Disable VCC=0V, V
= 5.0V, TA= +25˚C ambient.
CC
tests should be performed last.
OS
VCC=Max., V
VCC=Max., V
VCC=Max., V VCC=Max., V
OUT
=2.7V ±1 µA
OUT
=0.5V ±1 µA
OUT
=GND 80 140 200 mA
OUT
=2.5V 50 180 mA
OUT
[8]
4.5V
or ground.
CC
[5]
Max. Unit
100 mV
±1 µA
±1 µA
2
Page 3
CY74FCT16841T
CY74FCT162841T
Output Drive Characteristics for CY74FCT16841T
Parameter Description Test Conditions Min. Typ.
V
OH
V
OL
Output Drive Characteristics for CY74FCT162841T
Parameter Description Test Conditions Min. Typ.
I
ODL
I
ODH
V
OH
V
OL
Output HIGH Voltage VCC=Min., IOH=3 mA 2.5 3.5 V
VCC=Min., IOH=15 mA 2.4 3.5 VCC=Min., IOH=32 mA 2.0 3.0
Output LOW Voltage VCC=Min., IOL=64 mA 0.2 0.55 V
Output LOW Current Output HIGH Current
[7]
[7]
VCC=5V, VIN=VIH or VIL, V VCC=5V, VIN=VIH or VIL, V
=1.5V 60 115 150 mA
OUT
=1.5V 60 115 150 mA
OUT
Output HIGH Voltage VCC=Min., IOH=24 mA 2.4 3.3 V Output LOW Voltage VCC=Min., IOL=24 mA 0.3 0.55 V
[5]
Max. Unit
[5]
Max. Unit
Capacitance
[6]
(TA =+25˚C, f = 1.0 MHz)
Symbol Description Conditions Typ.
C C
IN OUT
Input Capacitance VIN = 0V 4.5 6.0 pF Output Capacitance V
= 0V 5.5 8.0 pF
OUT
Power Supply Characteristics
Parameter Description Test Conditions Min. Typ.
I
CC
I
CC
I
CCD
I
C
Notes:
9. Per TTL driven input (V
10. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
11. I
C
IC=ICC+ICCDHNT+I I
CC
I D N I
CCD
f
0
f
1
N All currents are in milliamps and all frequencies are in megahertz.
12. Values for these conditions are examples of the I
Quiescent Power Supply
VCC=Max. VIN<0.2V
Current Quiescent Power Supply
VCC=Max., VIN=3.4V
Current (TTL inputs HIGH) Dynamic Power Supply
Current
[10]
VCC=Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OE=GND
Total Power Supply Current
[11]
VCC=Max., f1=10 MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling, LE = V
CC
VCC=Max., f1=2.5 MHz, 50%DutyCycle,Outputs Open, Twenty Bits Toggling, LE = V
CC
=3.4V); all other inputs at VCC or GND.
IN
=I
QUIESCENT
= Quiescent Current with CMOS input levels = Power Supply Current for a TTL HIGH input (VIN=3.4V)
CC
= Duty Cycle for TTL inputs HIGH
H
= Number of TTL inputs at D
T
= Dynamic Current caused by an input transition pair (HLH or LHL) = Clock frequency for registered devices, otherwise zero = Input signal frequency = Number of inputs changing at f
1
+ I
INPUTS
CCD(f0
+ I
DYNAMIC
/2 + f1N1)
H
1
formula. These limits are specified but not tested.
CC
OE=GND
OE=GND
V
IN>VCC
-0.2V
[9]
VIN=VCC or V
=GND
IN
VIN=VCC or V
=GND
IN
VIN=3.4V or V
=GND
IN
VIN=VCC or V
=GND
IN
VIN=3.4V or V
=GND
IN
5 500 µA
0.5 1.5 mA
60 100 µA/MHz
0.6 1.5 mA
0.9 2.3
3.0 5.5
8.0 20.5
[5]
Max. Unit
[5]
Max. Unit
[12]
[12]
3
Page 4
CY74FCT16841T
CY74FCT162841T
Switching Characteristics Over the Operating Range
[13]
74FCT16841CT
Parameter Description Condition
t
PLH
t
PHL
Propagation Delay D to Q (LE=HIGH)
CL=50 pF R
=500
L
CL=300 pF
74FCT16841AT
[14]
[16]
Min. Max. Min. Max. Unit
1.5 9.0 1.5 5.5 ns 1, 5
1.5 13.0 1.5 13.0
74FCT162841CT
RL=500
t
PLH
t
PHL
Propagation Delay LE to Q
CL=50 pF R
=500
L
CL=300 pF
[16]
1.5 12.0 1.5 6.4 ns 1, 5
1.5 16.0 1.5 15.0
RL=500
t
PHZ
t
PZL
Output Enable Time OE to Q
CL=50 pF R
=500
L
CL=300 pF
[16]
1.5 11.5 1.5 6.5 ns 1, 7, 8
1.5 23.0 1.5 12.0
RL=500
=500
L
=500
L
[16]
1.5 7.0 1.5 5.7 ns 1, 7, 8
1.5 8.0 1.5 6.0
2.5 2.0 ns 9
2.5 1.5 ns 9
[17]
4.0
[17]
0.5 0.5 ns
t
PHZ
t
PLZ
Output Disable Time OE to Q
CL=5 pF
RL=500 CL=50 pF
R
t
SU
t
H
t
W
t
SK(O)
Notes:
13. Minimum limits are specified but not tested on Propagation Delays.
14. See test circuit and waveform.
15. See “Parameter Measurement Information” in the General Information section.
16. These conditions are specified but not tested.
17. These limits are specified but not tested.
18. Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design.
Set-Up Time HIGH or LOW, D to LE
CL=50 pF R
Hold Time HIGH or LOW, D to LE
LE Pulse Width HIGH 4.0 Output Skew
[18]
Fig.
No.
ns 5
[15]
Ordering Information for CY74FCT16841T
Speed
(ns) Ordering Code
5.5 CY74FCT16841CTPVC/PVCT O56 56-Lead (300-Mil) SSOP Industrial
6.5 CY74FCT16841ATPVC/PVCT O56 56-Lead (300-Mil) SSOP Industrial
Package
Name Package Type
Ordering Information CY74FCT162841T
Speed
(ns) Ordering Code
5.5 74FCT162841CTPACT Z56 56-Lead (240-Mil) TSSOP Industrial CY74FCT162841CTPVC O56 56-Lead (300-Mil) SSOP 74FCT162841CTPVCT O56 56-Lead (300-Mil) SSOP
Package
Name Package Type
4
Operating
Range
Operating
Range
Page 5
Package Diagrams
CY74FCT16841T
CY74FCT162841T
56-LeadShrunk Small Outline PackageO56
56-LeadThinShrunk Small Outline Package Z56
5
Page 6
IMPORTANT NOTICE
T exas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty . Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.
CERTAIN APPLICA TIONS USING SEMICONDUCTOR PRODUCTS MA Y INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICA TIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERST OOD TO BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 2000, Texas Instruments Incorporated
Loading...