Datasheet CXA2021S Datasheet (Sony)

Page 1
I2C BUS Sound Processor for TV
Description
The CXA2021S is a bipolar IC developed as an I2C BUS control sound processor for TV. This IC implements surround, tone control, balance, volume, mute and AGC functions.
Features
• I2C BUS control
• The AGC circuit is adopted to absorb volume
differences between input sources and improve the
S/N ratio in hearing.
CXA2021S
22 pin SDIP (Plastic)
Structure
Bipolar silicon monolithic IC
Absolute Maximum Ratings
• Supply voltage VCC 14 V
• Operating temperature Topr –20 to +75 °C
• Storage temperature Tstg –65 to +150 °C
• Allowable power dissipation PD 0.9 W
Recommended Operating Condition
Supply voltage 8 to 13 V
Pin Configuration
21
Vcc
20
CL-L
19
CH-L
VRS
18
L-IN
22
Applications
TVs
HPI
17
16
HPO
PS
1415
LOUT
13
DET1
SDA
12
BAL
6
TRE
7
BASS
8
1
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
R-IN
2
3
GND
4
CL-R
5
CH-R
– 1 –
VOL
9
ROUT
10
DET2
11
SCL
E95319-ST
Page 2
Block Diagram
150Hz HPF
DET1 DET2
2
C BUS SOUND PROCESSOR
I
Vcc
CH-L
CL-L
Surround
L = L – (L – R) ×
R = R + (L – R) ×
1 – SCR 1 + SCR
1 – SCR 1 + SCR
CXA2021S
R = 18K
22
13
17
16
AGC DET 1 AGC DET 2
L-IN
1
R-IN
Vcc/2
18
10
VRS
GND
21
PS
15
2
PS
19
TONE VCA
BASS
TRE
TONE VCA
4
CL-R
CH-R
20
LOUT
14
VOL BAL
ROUT
DAC BUS DEC
6
5
3
7
8
12
11
SDA SCL
9
– 2 –
BASS TRE BAL VOL
Page 3
CXA2021S
Pin Description (Ta = 25°C, VCC = 12V)
Pin No. Symbol Voltage Equivalent circuit Description
Vcc
10µ
10k
130
30k
Vcc
2
22
1
R-IN L-IN
6V Input pins.
1
22
2 GND 0V GND pin.
Vcc
Pins for connecting external LPF capacitance (BASS).
Vcc
2
Vcc
20
250µ
3
CL-R CL-L
6V
3
20
11k
130
250µ
250µ
5.4k 11k
250µ
19
40k
2k
2k
6k
20k
75µ
5.7k
7.5V
Pins for connecting external HPF capacitance (TREBLE).
DAC output pins. Connect LPF capacitance of DAC. Internal impedance is approximately 20kΩ.
4
5 6 7 8
CH-R CH-L
BAL TRE BASS VOL
6V
19
4.5V
5.7k
4
130
Vcc
5 6 7
8
– 3 –
Page 4
Pin No. Symbol Voltage Equivalent circuit Description
Vcc
5P
CXA2021S
9
14
ROUT LOUT
10 DET2
10
14
9
130
500 500
84k
Vcc
200200
10k
AGC detector output and
130
100k100k
Vcc
control pin.
6V Output pins.
100µ
50µ
11 SCL I2C bus clock line.
12 SDA I2C bus data line.
11
12
4k
4k
3k11k 56k
4.5k 3k
Vcc
100µ
50µ
56k
– 4 –
Page 5
Pin No. Symbol Voltage Equivalent circuit Description
Vcc
40k
13
AGC detector output.
13 DET1 7.8V
Connect capacitance for setting time constant.
2k
Vcc
10µ
Pin for connecting external capacitance of the surround phase shifter.
15 PS 6V
18k
130
15
Internal impedance is
18k
approximately 18kΩ.
CXA2021S
Vcc
500
10k
16 HPO 6V AGC HPF output pin.
17 HPI 6V AGC HPF input pin.
16
500
Vcc
10µ
5k
17
130
Vcc
2
16k16k
– 5 –
Page 6
Pin No. Symbol Voltage Equivalent circuit Description
Vcc
16k 16k
30k
VCC
18 VRS 6V
18
1k
reference voltage pin.
2
CXA2021S
30k
30µ
21 VCC 12V Power supply pin.
– 6 –
Page 7
Control Register Table SLAVE ADDRESS = 82H
CXA2021S
DATA
bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
VOLUME (00)
BASS (00) TREBLE (00)
BALANCE (00)
∗
MUTE
MODE
(0)
(0)
∗
AGC
(0)
∗
∗
<Description of registers>
• VOLUME: Volume control for both L channel and R channel
00 = minimum value 3F = maximum value
• MUTE: MUTE switch 0 = Mute OFF 1 = Mute ON (Mute state)
(Power-ON setting value)
AGC: 0 = OFF , 1 = ON MUTE: 0 = OFF , 1 = ON
• AGC switch 0 = AGC OFF 1 = AGC ON
• BASS: Low-frequency control 00 = Minimum value 10 = Typical value 1F = Maximum value
• MODE: Surround switch 0 = Surround OFF 1 = Surround ON
• TREBLE: High-frequency control 00 = Minimum value 10 = Typical value 1F = Maximum value
• BALANCE: Balance control for L channel and R channel 00 = L channel minimum, R channel maximum 20 = Typical 3F = L channel maximum, R channel minimum
– 7 –
Page 8
Electrical Characteristics Measurement Circuit
CXA2021S
TP-PS
L-IN
R-IN
C1
R1
R2
C2
22
1
L-IN
R-IN
10k
4.7µ
4.7µ
10k
21
2
Vcc
GND
C3
C4
20
3
CL-L
CL-R
0.1µ
0.1µ
C5
C6
19
CH-R
4
CH-L
4700P
4700P
C7
C8
18
5
VRS
BAL
47µ
4.7µ
17
HPI
CXA2021S
TRE
6
C9
4.7µ
C10
0.1µ 16
C11
HPO
BASS
7
4.7µ
S1
PS
C13
C12
8
PS
VOL
ON
10µ
4.7µ
R4
C15
1415
9
C14
R3
LOUT
10k
10µ
LOUT
ROUT
10µ
10k
C17
13
10
C16
DET1
DET2
10µ
4.7µ
R5
SDA
R7
12
SDA
SCL
11
R6
1MEG
220
220
ROUT
SCL
– 8 –
Page 9
Application Circuit
CXA2021S
C1
L-IN
C2
22
1
L-IN
R-IN
4.7µ
4.7µ
21
2
Vcc
GND
C3
C4
20
3
CL-L
CL-R
0.1µ
0.1µ
C5
C6
19
4
CH-L
CH-R
4700P
4700P
C7
C8
18
5
VRS
BAL
47µ
4.7µ
17
HPI
CXA2021S
TRE
6
C9
4.7µ
C10
0.1µ 16
C11
HPO
BASS
7
4.7µ
C13
C12
8
PS
VOL
0.1µ
4.7µ
LOUT
C15
1415
9
C14
10µ
LOUT
ROUT
10µ
C17
13
10
C16
DET1
DET2
10µ
4.7µ
R1
SDA
R3
12
11
R2
1MEG
220
SDA
SCL
220
R-IN
ROUT
SCL
Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.
– 9 –
Page 10
mA
50
dB
2.0
dB
–11
dB
–70
dB
1.5
dB
1.5
dB
13.5
dB
13.5
dB
–8.5
dB
–8.5
dB
2.0
dB
–30
dB
2.0
CXA2021S
dB
–30
Min. Typ. Max. Unit
Remarks
Measure
-ment
point
SW set
to ON
Input
signal
point
Input
31
16
0
–2.0
REF: INPUT
LOUT
ROUT
1kHz
2.4Vrms
L-IN
R-IN
–14
–17
0
–1.5
R L, R
REF: V
2.4Vrms
0
–1.5
10kHz
2.4Vrms
11
8.5
100Hz
2.4Vrms
11
8.5
10kHz
2.4Vrms
–11
–13.5
100Hz
2.4Vrms
–11
–13.5
10kHz
2.4Vrms
1.2
0
LOUT
1kHz
2.4Vrms
—
1.2
0
—
ROUT
—
—
—
—
100Hz
20
BAL
10
0
BASS MODE TRE
Input conditions
AGC
0 0 10
MUTE
3F
VOL
CC
I
VF L, R
20
VR L, R
0
VMIN L, R
20
VLF L, R
VHF L, R
1F
1F
VBST LF
VBST HF
0
0
VCUT LF
VCUT HF
3F
10
10
VBAL BST L
0
VBAL CUT L
VBAL BST R
3F
VBAL CUT R
Electrical Characteristics (Ta = 25°C, VCC = 12V)
No. Measurement item Symbol
Current
consumption
1
FLAT
2
L, R
REF, Level
L, R
VOL MIN
3
L, R
4
FLAT frequency
response 100Hz
FLAT frequency
response 10kHz
5
6
– 10 –
BASS BOOST
100Hz
TREBLE BOOST
10kHz
7
8
BASS CUT
100Hz
TREBLE CUT
9
10kHz
10
BALANCE
BOOST L
11
BALANCE
CUT L
12
BALANCE
BOOST R
13
BALANCE
CUT R
14
Page 11
CXA2021S
Remarks Min. Typ. Max. Unit
Measure
-ment
point
SW set
to ON
Input
signal
%
2.0
—
—
LOUT
ROUT
1kHz
2.4Vrms
dB
–70
—
—
REF:INPUT
dB
–70
—
—
FR
REF: V
ROUT
dB
–70
—
—
REF: VFL
LOUT
dBm
–60
—
—
30kHz LPF
LOUT
ROUT
dB
5
2.5
0
REF: AGC-OFF
1kHz
dB
10
7
5
(0)
(0)
REF: AGC-OFF
1kHz
10mVrms
50mVrms
dB
dB
2
–16
–20
–0.5
–24
–2.5
(0)
REF: AGC-OFF
1kHz
160mVrms
(0)
REF: AGC-OFF
1kHz
2Vrms
dB
2
0
–2
TP-PS
S1
1kHz
2.5Vrms
dB
2
0
–2
dB
9
6
3
LOUT
1kHz
1.25Vrms
dB
9
6
3
ROUT
V
1
0
–1
LOUT
ROUT
L-IN
point
Input
20
BAL
10
TRE
0
10
Input conditions
0
0
3F
VOL MUTE AGC BASS MODE
Symbol
Vdist
R-IN
1
MT L, R
V
L-IN
0
VCT L, R
R-IN
VCT R, L
VNOI L, R
L-IN
0↓1
VGCB L, R
R-IN
0↓1
VGCB2 L, R
0↓1
VGCN L, R
0↓1
VGCC L, R
L-IN
1
0
SDG L
R-IN
SDG R
PS
SMX L
SMX R
10
0
↓
DO1
0
Distortion
Measurement item No.
L, R
15
Mute L, R 16
Cross-Talk L → R 17
Cross-Talk R → L 18
NOISE
LEVEL L, R
19
AGC
BOOST L, R
20
AGC
BOOST2 L, R
21
– 11 –
AGC
NULL L, R
22
AGC
CUT L, R
23
SS DIF
GAIN L
24
SS DIF
GAIN R
25
SS MIX
LEVEL L
26
SS MIX
LEVEL R
27
DC OFF-Set 1 28
Page 12
CXA2021S
V
V
V
mV
dBm
150
–85
0
–92
1
1
1
0
0
0
Remarks Min. Typ. Max. Unit
Measure
-ment
point
SW set
to ON
Input
signal
point
Input
BAL
–1
LOUT
ROUT
20
–1
–1
—
–150
30kHz LPF
REF: MODE 0
10
TRE
0
↓
10
Input conditions
0 0
3F
VOL MUTE AGC BASS MODE
DO2
1F
10
↓
10
DO3
0
↓
DO4
1F
10
0↓1
SS L, R
DO
0
0
VMINNO L, R
10
Measurement item Symbol No.
DC OFF-Set 2
DC OFF-Set 3
29
30
DC OFF-Set 4
DC OFF-Set
OFF → SS
31
32
VOL MIN
NOISE L, R
33
– 12 –
Page 13
CXA2021S
<Description of Operations>
• AGC circuit
The AGC circuit is incorporated in the input block. When AGC is turned ON, gain is 0dB for small signal input, boosted for medium signal input and reduced for large signal input. The AGC circuit can absorb volume differences between input sources.
• Surround circuit L-R signals passing through the phase shifter are added to L channel and R channel each in the opposite phase. The transfer function of the phase shifter is obtained by the following equation:
1 – SCR
VO = Vin
1 + SCR
where R is internal resistance ≈ 18kΩ and C is external capacitance.
• TONE circuit BASS and TREBLE tone control. BASS control characteristic can be determined by external capacitance connected to CL, and TREBLE control characteristic by external capacitance connected to CH. Tone control can be performed in 32 steps.
• BALANCE and VOLUME circuits Controls BALANCE and VOLUME in 64 steps each.
• DAC DAC circuit for controlling BASS, TREBLE, VOLUME and BALANCE. Internal impedance is approximately 20kΩ. Connect external capacitance for LPF.
– 13 –
Page 14
20
10
0
OUT L, R [dB]
–10
CXA2021S
TONE characteristic
BASS-TREBLE MAX.
BASS-TREBLE MIN.
–20
17.5
15.0
12.5
10.0
7.5
5.0
OUT L, R [dB]
2.5
0.0
–2.5
100 1k 10k
Frequency [Hz]
CH. vs. TREBLE-CONTROL (MAX)
0.047µ
0.022µ
4700p
10 1k 10k
100 100k
Frequency [Hz]
2200p
470p
17.5
15.0
12.5
10.0
7.5
5.0
OUT L, R [dB]
2.5
0.0
–2.5
CL. vs. BASS-CONTROL (MAX)
0.047µ
0.1µ
1µ
0.47µ
10 1k 10k
100 100k
Frequency [Hz]
0.01µ
– 14 –
Page 15
CXA2021S
0 –10 –20 –30 –40 –50
OUT L, R [dB]
–60 –70
–80
12 10
8 6
4 2
0
–2
OUT L, R [dB]
–4 –6
–8 –10 –12
VOL CONTROL characteristic
10 20 30 3F
BUS Data [VOL]
BASS CONTROL characteristic
Input = 100Hz
0 4 8 C 10 14 18 1C 1F
BUS Data [BASS]
1V
0
–10 –20
–30 –40
OUT L, R [dB]
–50 –60
–70 –80
12 10
8 6 4 2
0
–2
OUT L, R [dB]
–4 –6
–8 –10 –12
AGC characteristic
BALANCE CONTROL characteristic
OUT R
0
10 20 30 3F
BUS Data [BALANCE]
OUT L
TREBLE CONTROL characteristic
Input = 10kHz
0 4 8 C 10 14 18 1C 1F
BUS Data [TREBLE]
AGC = OFF
100mV
OUT [rms]
10
AGC = ON
10 100mV 1V
IN [rms]
– 15 –
Page 16
Package Outline Unit: mm
19.2 – 0.1
CXA2021S
22PIN SDIP (PLASTIC)
+ 0.4
+ 0.1
0.25 – 0.05
22
1
SONY CODE EIAJ CODE
JEDEC CODE
1.778
0.5 ± 0.1 + 0.15
0.9 – 0.1
SDIP-22P-01 SDIP022-P-0300
12
+ 0.3
7.62
6.4 – 0.1
11
+ 0.4
3.9 – 0.1
0.51 MIN
+ 0.15
3.25 – 0.2
0° to 15°
PACKAGE STRUCTURE
MOLDING COMPOUND
LEAD TREATMENT LEAD MATERIAL
PACKAGE WEIGHT
EPOXY RESIN SOLDER PLATING
COPPER ALLOY
0.95g
– 16 –
Loading...