Datasheet CS5534-BS, CS5534-AS, CS5533-AS, CS5532-BS, CS5532-AS Datasheet (Cirrus Logic)

...

Download

CS5531/32/33/34

16-Bit and 24-Bit ADCs with Ultra Low Noise PGIA

Features



Chopper Stabilized PGIA (Programmable Gain Instrumentation Amplifier, 1x to 64x)

6nV/√Hz @ 0. 1 Hz (No 1/f noise) at64x 500 pA Input Current with Gains >1



Delta-Sigma Analog-to-Digital Converter

Linearity Error: 0.0007% FS Noise Free Resolution: Up to 23 bits



Two or Four Channel Differential MUX



Scalable Input Span via Calibration

±5 mV to differential ±2.5V



Scalable V



Simple three-wire serial interface

SPIand Microwire™ Com patible Schmitt Trigger on Serial Clock (SCLK)



R/W Calibration Registers Per Channel



Selectable Word Rates: 6.25 to 3,840 Sps



Selectable 50 or 60 Hz Rejection



Power Supply Configurations

VA+=+5V;VA-=0V;VD+=+3Vto+5V VA+=+2.5V;VA-=-2.5V;VD+=+3Vto+5V VA+ = +3 V; VA- = -3 V; VD+ = +3 V

Input: Up to Analog Supply

REF

General Description

The CS5531/32/33/34 are highly integrated ∆Σ Analogto-Digital Converters (ADCs) which use charge-balance techniques to achieve 16-bit (CS5531/33) and 24-bit (CS5532/34) performance. The ADCs are optimized f or measuring low-level unipolar or bipolar signals in weigh scale, process control, scientific, and medical applications.

To accommodate these applications, the ADCs c ome as either two-channel (CS5531/ 32) or four-channel (CS5533/34) devices and include a very low noise chopper-stabilized instrum entation amplifier (6 nV/√Hz Hz) with selectable gains of 1×, 2×, 4×, 8×, 16×, 32×, and 64×. These ADCs also include a fo urth order ∆Σ modulator followed by a digital filter

which provides twenty selectableoutput wordrates of 6.25, 7.5, 12.5, 15, 25, 30, 50, 60, 100, 120, 200, 240, 400, 480, 800, 960, 1600, 1920, 3200, and 3840 Sps (MCLK = 4.9152 MHz).

To ease communication between the ADCs and a microcontroller, the c onv ert ers include a simple three-wire serial interface which is SPI and Microwire compatible with a S c hmi tt Trigger input on the serial c lock (SCLK).

High dynamic range, programmable output rates, and flexible power supp ly options makes these ADCs ideal solutions for weigh scale and process control applications.

@0.1

VA+ C1 C2 VREF+ VREF- VD+

AIN1+

AIN1-

AIN2+

AIN2-

AIN3+

AIN3-

AIN4+

AIN4-

MUX

(CS5533/34

SHOWN)

PGIA 1,2,4,8,16

32,64

Preliminary Product Information

P.O. Box 17847, Austin, Texas 78760 (512) 445 7222 FAX: (512) 445 7581 http://www.cirrus.com

ORDERING INFORM ATION

See page 48

SDI SDO

SCLK

LATCH

DIFFERENTIAL

ORDER

MODULATOR

∆Σ

PROGRAMMABLE

SINC FIR FILTER

CLOCK

GENERATOR

OSC2OSC1A1A0/GUARDVA-

SERIAL

INTERFACE

CALIBRATION

SRAM/CONTROL

LOGIC

DGND

This document contains information for a new product. Cirrus Logic reserves the right to modify this product withoutnotice.

MAR ‘02

DS289PP5

1. CHARACTERISTICS AND SPECIFICATIONS ..........................................................5

ANALOG CHARACTERISTICS..........................................................................5

TYPICAL RMS NOISE (NV), C S5531/32/33/34-AS...........................................8

TYPICAL NOISE FREE RESOLUTION(BITS), CS5532/34-AS.........................8

TYPICAL RMS NOISE (NV), C S5532/34-BS.....................................................9

TYPICAL NOISE FREE RESOLUTION(BITS), CS5532/34-BS.........................9

5 V DIGITAL CHARACTERISTICS ..................................................................10

3 V DIGITAL CHARACTERISTICS ..................................................................10

DYNAMIC CHARACTERISTICS......................................................................11

ABSOLUTE MAXIMUM RATINGS...................................................................11

SWITCHING CHARACTERISTICS..................................................................12

2. GENERAL DESCRIPTION .......................................................................................14

2.1. Analog Input ....................................................................................................14

2.1.1. Analog Input Span .................................................................................... 15

2.1.2. Multiplexed Settling Limitations ............................................................15

2.1.3. Voltage Noise Density Performance .....................................................15

2.1.4. No Offset DAC ......................................................................................15

2.2. Overview o f ADC Register Structure and Operating Modes ............................16

2.2.1. System Initialization ..............................................................................17

2.2.2. Command Register Quick Reference ..................................................19

2.2.3. Command Register Descriptions ..........................................................20

2.2.4. Serial Port Interface ..............................................................................24

2.2.5. Reading/Writing On-Chip Registers ......................................................25

2.3. Configuration Register .....................................................................................25

2.3.1. Power Consumption .............................................................................25

2.3.2. System Reset Sequence ......................................................................25

2.3.3. Input Short ............................................................................................26

2.3.4. Guard Signal .........................................................................................26

2.3.5. Voltage Reference Select .....................................................................26

2.3.6. Output Latch Pins .................................................................................26

2.3.7. Offset and G ain Select ..........................................................................27

CS5531/32/33/34

Contacting Cirrus Logic Support

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at:

http://www.cirrus.com/corporate/contacts/sales.cfm

SPI is a registered trademark of International Business Machines Corporation. Microwire is atrademark of National Semiconductor Corporation.

IMPORTANT NOTICE "Preliminary" product information describes products that are inproduction, but for which full characterization data is not yetavailable. "Advance" product infor-

mation describes products that are in development and subject to development changes. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained inthis document is accurateand reliable. However, theinformation is subject to changewithoutnotice and isprovided "AS IS" without warranty of any kind (express or implied). Customers areadvised to obtain the latest versionof relevant information to verify, before placing orders, that information being reliedon is current and complete. All products are sold subject to the termsand conditions of sale supplied at thetime of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or forinfringement of patents or other rights of thirdparties. Thisdocumentis the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights of the informationcontained herein and gives consent for copies to be made of the information only for usewithin your organization with respect to Cirrus integrated circuits or other parts of Cirrus. This consent does not extendtoother copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

An export permit needs to be obtained fromthe competent authorities of the Japanese Government if any of the products or technologies described in thismaterial and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan. Anexport license and/or quota needs to be obtained fromthecompetentauthorities of the Chinese Governmentifanyof the products or technologies describedin this material is subject to the PRC Foreign Trade Law and is to be exported or taken out of the PRC.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTALDAMAGE ("CRITICAL APPLICATIONS"). CIRRUSPRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BESUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMSOR OTHER CRITICALAPPLICATIONS. INCLUSIONOF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

2 DS289PP5

CS5531/32/33/34

2.3.8. Filter Rate Select ..................................................................................27

2.3.9. Configuration Register Descriptions .....................................................28

2.4. Setting up the CSRs for a Measurement .........................................................29

2.4.1. Channel-Setup Register Descriptions .................................................30

2.5. Calibration .......................................................................................................32

2.5.1. Calibration Registers ............................................................................ 32

2.5.2. Gain Register ......................................................................................32

2.5.3. Offset Register ....................................................................................32

2.5.4. Performing Calibrations ........................................................................33

2.5.5. Self Calibration .....................................................................................33

2.5.6. System Calibration ...............................................................................34

2.5.7. Calibration T ips ....................................................................................34

2.5.8. Limitations in Cal ibration Range ...........................................................35

2.6. Performing Conversions .................................................................................. 35

2.6.1. Single Conversion Mode ......................................................................35

2.6.2. Continuous Conversion Mode ..............................................................36

2.6.3. Examples of Using CSRs to Perform Conversions and Calibrations ...37

2.7. Using Multiple ADCs Synchronously ............................................................... 38

2.8. Conversion Output Coding ..............................................................................38

2.8.1. Conversion Data O utput Descriptions ..................................................39

2.9. Digital Filter .....................................................................................................40

2.10. ClockGenerator .............................................................................................. 41

2.11. Power Supply Arrangements ...........................................................................41

2.12. Getting Started ................................................................................................45

2.13. PCBLayout .....................................................................................................45

3. PIN DESCRIPTIONS ............................................................................................... 46

Clock Generator ..............................................................................................46

Control Pins and Serial Data I/O .....................................................................46

Measurement and Reference Inputs ...............................................................47

Power Supply Connections .. ...........................................................................47

4. SPECIFICATION DEFINITIONS ...............................................................................48

5. ORDERING GUIDE ..................................................................................................48

6. PACKAGE DRAWINGS ...........................................................................................49

DS289PP5 3

LIST OF FIGURES

Figure 1 . SDI Write T iming (Not to Scale)...............................................................................13

Figure 2 . SDO R ead Timing (Not to Scale).............................................................................13

Figure 3 . Multiplexer Configuration .........................................................................................14

Figure 4. Input models for AIN+ and A I N- pins .......................................................................15

Figure 5 . Measured Voltage Noise Density.............................................................................15

Figure 6. CS5531/32/ 33/3 4 Register Diagram ........................................................................16

Figure 7 . Command and Data Word Timing............................................................................24

Figure 8 . Guard Signal Shielding Scheme ..............................................................................26

Figure 9 . Input Reference Model when VRS = 1.....................................................................27

Figure 1 0. Input Reference Model when VRS = 0...................................................................27

Figure 1 1. Self Calibration of Offset........................................................................................34

Figure 1 2. Self Calibration of Gain ..........................................................................................34

Figure 1 3. System Calibration of Offset ..................................................................................34

Figure 1 4. System Calibration of Gain ....................................................................................34

Figure 1 5. Synchronizing Multiple ADCs.................................................................................38

Figure 1 6. Digital Filter Response (Word Rate = 60 Sps).......................................................40

Figure 1 7. 120 Sps Filter Magnitude Plot to 120 Hz................................................................40

Figure 1 8. 120 Sps Filter Phase Plot to 120 Hz......................................................................40

Figure 1 9. Z-Transforms of Digital Filters................................................................................40

Figure 2 0. On-chip Oscillator Model........................................................................................41

Figure 2 1. CS5532 Configured with a Single +5 V S upply......................................................42

Figure 22. CS5532 Configured with ±2.5 V Ana log Supplies..................................................43

Figure 23. CS5532 Configured with ±3 V Analog Supplies.....................................................43

Figure 2 4. CS5532 Configured for Thermoc ouple Meas urement ...........................................44

Figure 2 5. Bridge with Series Resistors..................................................................................44

CS5531/32/33/34

LIST OF TABLES

Table 1. Conversion Timing for Single Mode..........................................................................36

Table 2 . Conversion Timi ng for Continuous M ode..................................................................37

Table 3. Command Byte Pointer.............................................................................................37

Table 4 . Output Coding for 16-bit CS5531 and CS5533.........................................................39

Table 5 . Output Coding for 24-bit CS5532 and CS5534.........................................................39

4 DS289PP5

CS5531/32/33/34

1. CHARACTERISTICS AND SPECIFICATIONS

ANALOG CHARACTERISTICS (VA+, VD+ = 5 V ±5%; VREF+ = 5 V; VA-, VREF-, DGND = 0 V;

MCLK = 4. 9152 MHz; OWR (Output W ord Rate) = 60 Sps; Bipolar Mode; Gain = 32) (SeeNotes 1 and 2.)

CS5531-AS/CS5533-AS

Parameter

Accuracy

Linearity E rror - ±0.0015 ±0.003 %FS No Missing Codes 16 - - Bits Bipolar Offset - ±1±2LSB

Unipolar Offset - ±2 ±4LSB Offset Drift (Notes 3 a nd 4) - 640/G + 5 - nV/°C

Bipolar Full Scale Error - ±8 ±31 ppm Unipolar Full Scale Error - ±16 ±62 ppm Full S ca le Drift (Note 4 ) - 2 - ppm/°C

CS5532-AS/CS5534-AS CS5532-BS/C S5 534-BS

Parameter

Accuracy

Linearity E rror - ±0.0015 ±0.003 - ±0.0007 ±0.0015 %FS No Missing Codes 24 - - 24 - - Bits Bipolar Offset - ±16 ±32 - ±16 ±32 LSB

Unipolar Offset - ±32 ±64 - ±32 ±64 LSB Offset Drift (Notes 3 and 4) - 640/ G + 5 - - 640/G + 5 - nV/°C

Bipolar Full Scale Error - ±8 ±31 - ±8 ±31 ppm Unipolar Full Scale Error - ±16 ±62 - ±16 ±62 ppm Full S ca le Drift (Note 4 ) - TBD - - 2 - ppm/°C

UnitMin Typ Max

16 16

UnitMin Typ Max Min Typ Max

24 24

Notes: 1. Applies after system calibration at any temperature within -40 °C ~ +85 °C.

2. Specifications guaranteed by design,characterization, and/or t est.LSB is 16 bits fo r the CS5531/33 and LSB is 24 bits for the CS5532/34.

3. This specification applies to the device only and does not include any effects by external parasitic thermocouples. The PGIA con tributes 5 nV of offset drift, an d the modulator contributes 640/G nV of offset drift, where G is t he am plifier gain setting.

4. Drift over spec ified tem perature range after calibration at power-up at 25 °C.

DS289PP5 5

CS5531/32/33/34

ANALOG CHARACTERISTICS (Continued) (See Notes 1 an d 2. )

Parameter Min Typ Max Unit

Analog Input

Common Mode + Signal on AIN+ or AIN-Bipolar/Unipolar Mode

Gain = 1 Gain = 2, 4, 8, 16, 32, 64 (Note 5)

CVF Current o n AIN+ or AIN- Gain = 1 (Note 6)

Gain = 2, 4, 8, 16, 32, 64

Input Current Noise Gain = 1

Gain = 2, 4, 8, 16, 32, 64 Input Leakage for Mux when Off (at 25 °C) - 10 - pA Off-Channel M ux Isolation - 120 - dB Open Circuit Det ec t Current 100 300 - nA Common Mode Rejection dc, Gai n = 1

dc, Gai n = 64

50, 60 Hz Input Capacitance - 60 - pF Guard DriveOutput - 20 - µA

Voltage Reference Input

Range (VREF+) - (VREF-) 1 2.5 (VA+)-(VA -) V CVF C urrent (Note 6) - 500 - nA Common Mode Rejection dc

50, 60 Hz Input Capacitance 11 - 2 2 pF

System Calibration Specifications

Full Scale Calibration Range Bipolar/Unipolar Mode 3 - 110 %FS Offset Calibration Range Bipolar Mode -100 - 100 %FS Offset Calibration Range Unipolar Mode -90 - 90 %FS

VA-

VA- + 0.7--

500 500

200

130 120

120 120

VA+

VA+ - 1.7

V V

nA pA

pA/√Hz pA/√Hz

dB dB dB

dB dB

Notes: 5. The vol tage on the analog inputs is amplified by the PGIA, and becom es V

the differential outputs of the amplifier. In addition to the input comm on mode + signal requirements for the an alog input pins, the differential outputs of the amplifier must remain between (VA- + 0.1 V) and (VA+ - 0.1 V) to avoid saturation of the output stage.

6. See the section of the dat a sheet whic h discusses input mod els.

6 DS289PP5

± Gain*(AIN+ - AIN-)/2 at

ANALOG CHARACTERISTICS (Continued) (See Notes 1 an d 2. )

CS5531/32/33/34-AS CS5532/34-BS

Parameter

Power Supplies

DC Power Supply Currents (Normal Mode) I

Power Consumption Normal Mode (Notes 7 and 8)

Standby Sleep

Power Supply Rejection (Note 9)

dc Positive Supplies dc Negative Supply

7. All outputs unloaded. All input CMOS levels.

8. Power is specified when the instrumen tation ampl ifier (Gain ≥ 2) is on. Analog supplycurrent is reduced by ap prox imately 1/2 when the instrumentation amplifier is off ( Gain = 1).

9. Tested with 100 mV change on VA+ or VA-.

A+,IA-

D+

Min Typ

0.5 35

500

115 115

Max

8 1

CS5531/32/33/34

Max

Unit

mA mA

mW mW

µW

dB dB

Min Typ

0.5

500

115

DS289PP5 7

CS5531/32/33/34

TYPICAL RMS NOISE (nV), CS5531/32/33/34-AS (See notes 10, 11 and 12 )

Output Word

Rate (Sps)

7.5 1.94 171719264279155 15 3.88 24 25 27 36 59 111 218 30 7.75 34 35 39 51 84 157 308 60 15.5 48 49 54 72 118 222 436

120 31 68 70 77 102 167 314 616 240 62 115 160 276 527 1040 2070 4150 480 122 163 230 392 748 1480 2950 5890

960 230 229 321 554 1060 2090 4170 8340 1,920 390 344 523 946 1840 3650 7290 14600 3,840 780 1390 2710 5390 10800 21500 43000 86100

Notes: 10. Wideband noise aliased into the baseband. Referred to the input. Typical values shown for 25 °C.

11. For Peak-to-Peak Noise multiply by 6.6 for all ranges and output rates.

12. Word rates and -3dB points w ith FRS = 0. When FRS = 1, word rates and -3dB points scale by 5/6.

-3 dB Filter

Frequency (Hz)

x64 x32 x16 x8 x4 x2 x1

Instrumentation Am pl ifier Gain

TYPICAL NOISE FREE RESOLUTION(BITS), CS5532/34-AS (See Notes 13 and 14)

Output Word

Rate (Sps)

7.5 1.94 19202122222222 15 3.88 19 20 21 21 21 22 22 30 7.75 18 19 20 21 21 21 21 60 15.5 18192020202121

120 31 17 18 19 20 20 20 20 240 62 16 17 17 17 17 17 17 480 122 16 17 17 17 17 17 17

960 230 15 16 16 16 16 16 16 1,920 390 15 15 15 15 15 15 15 3,840 780 13 13 13 13 13 13 13

-3 dB Filter

Frequency (Hz)

x64 x32 x16 x8 x4 x2 x1

Instrumentation Am pl ifier Gain

13. Noise Free Resolution listed is for Bipolar operation, and is calculated as LOG((Input S pan)/(6.6xRMS Noise))/LOG(2) rounded to the nearest bit. For Unipolar operation, the input span is 1/2 as large,so one bit is lost. The input span is calculated in the analog input span section of the data s heet. The Noise Free Resolution table is computed with a value of 1.0 in the gain register. Values other than 1.0 will scale the noise , and change the Noise Free Resolution accordingly.

14. “Noise Free Resolution” is not the same as “Effective Resolution”. Effective Resolution is based on the RMS noise value, while Noise Free Resolution is based on a peak -to-pe ak noise value sp ec ified as 6.6 times the RMS noise value. Effective Resolution is calculated as LOG((Input Span)/(RMS Noise))/LOG(2).

Specifications are s ubject to change without notice.

8 DS289PP5

CS5531/32/33/34

TYPICAL RMS NOISE (nV), CS5532/34-BS (See notes 15, 16, 17 and 18)

Output Word

Rate (Sps)

7.5 1.94 8.59 1015265099 15 3.88 12 13 15 21 37 70 139 30 7.75 17 18 21 30 52 99 196 60 15.5 24 25 29 42 73 140 277

120 31 34 36 42 59 103 198 392 240 62 80 136 260 514 1020 2050 4090 480 122 113 194 369 730 1450 2900 5810

960 230 159 274 523 1030 2060 4110 8230 1,920 390 260 470 912 1810 3620 7230 14500 3,840 780 1360 2690 5380 10800 21500 43000 86000

Notes: 15. The -B devices provide the best noise specifications.

16. Wideband noise aliased into the baseband. Referred to the input. Typical values shown for 25 °C.

17. For Peak-to-Peak Noise multiply by 6.6 for all ranges and output rates.

18. Word rates and -3dB points w ith FRS = 0. When FRS = 1, word rates and -3dB points scale by 5/6.

-3 dB Filter

Frequency (Hz)

x64 x32 x16 x8 x4 x2 x1

Instrumentation Am pl ifier Gain

TYPICAL NOISE FREE RESOLUTION(BITS), CS5532/34-BS (See Notes 19 and 20)

Output Word

Rate (Sps)

7.5 1.94 20212223232323 15 3.88 20 21 22 22 22 22 22 30 7.75 19 20 21 22 22 22 22 60 15.5 19202121212121

120 31 18 19 20 21 21 21 21 240 62 17 17 18 18 18 18 18 480 122 17 17 17 17 17 17 17

960 230 16 16 17 17 17 17 17 1,920 390 16 16 16 16 16 16 16 3,840 780 13 13 13 13 13 13 13

-3 dB Filter

Frequency (Hz)

x64 x32 x16 x8 x4 x2 x1

Instrumentation Am pl ifier Gain

19. Noise Free Resolution listed is for Bipolar operation, and is calculated as LOG((Input S pan)/(6.6xRMS Noise))/LOG(2) rounded to the nearest bit. For Unipolar operation, the input span is 1/2 as large,so one bit is lost. The input span is calculated in the analog input span section of the data s heet. The Noise Free Resolution table is computed witha value of 1.0 in the gain register. Values otherthan 1.0 will s c ale the no ise, and change the Noise Free Resolution accordingly.

20. “Noise Free Resolution” is not the same as “Effective Resolution”. Effective Resolution is based on the RMS noise value, while Noise Free Resolution is based on a peak -to-pe ak noise value sp ec ified as 6.6 times the RMS noise value. Effective Resolution is calculated as LOG((Input Span)/(RMS Noise))/LOG(2).

Specifications are s ubject to change without notice.

DS289PP5 9

CS5531/32/33/34

5 V DIGITAL CHARACTERISTICS (VA+, VD+ = 5 V ±5%; VA-, DGND = 0 V;

See Notes 2 and 21.)

Parameter Symbol Min Typ Max Unit

High-Level Input Voltage All Pins Excep t SCLK

SCLK

Low-Level I nput Voltage All Pins Except SCLK

SCLK

High-Level Output Voltage A0 and A1, I

SDO, I

Low-Level Output Voltage A0 and A1, I

SDO, I

=-1.0mA

out

=-5.0mA

out

=1.0mA

out

=5.0mA

out

Input Leakage Current I SDO 3-State Leakage Current I Digital Output Pin Capacitance C

out

0.6 VD+

(VD+) - 0.45--

0.0

-0.8

0.0

(VA+) - 1.0

--V

(VD+) - 1.0

--(VA-)+0.4

- ±1 ±10 µA

--±10µA

-9-pF

VD+ VD+

0.6

0.4

3 V DIGITAL CHARACTERISTICS (T

= 25 °C; VA+ = 5V ±5%; V D+ = 3.0V±10%; VA-, DGND =

0V; S ee Notes 2 and 21.)

Parameter Symbol Min Typ Max Unit

High-Level Input Voltage All Pins Excep t SCLK

SCLK

Low-Level I nput Voltage All Pins Except SCLK

SCLK

High-Level Output Voltage A0 and A1, I

SDO, I

Low-Level Output Voltage A0 and A1, I

SDO, I

=-1.0mA

out

=-5.0mA

out

=1.0mA

out

=5.0mA

out

Input Leakage Current I SDO 3-State Leakage Current I Digital Output Pin Capacitance C

21. All measurements performed under static conditions.

0.6 VD+

(VD+) - 0.45

0.0

(VA+) - 1.0

-VD+

VD+

-0.8

0.6

--V

(VD+) - 1.0

--(VA-)+0.4

0.4

out

-±1±10µA

--±10µA

-9-pF

10 DS289PP5

DYNAMIC CHARACTERISTICS

Parameter Symbol Ratio Unit

Modulator Sampling Rate f Filter Set tling Time to 1/2 LSB (Full Scale Step Input)

Single Conv ers ion mode (Notes 22, 23, and 24) Continuous Conversion mode, OWR < 3200 Sps Continuous Conversion mode, OWR ≥ 3200 Sps

CS5531/32/33/34

MCLK/16 Sps

1/OWR

5/OWR

sinc5

+3/OWR

5/OWR

s s s

22. The ADCs use a Sinc5filter for the 3200 Sps and 3840 Sps output word rate (OWR) and a Sinc5filter followed by a Sinc (FRS = 0) word rate as soc iated with the Sinc

filter for the other OWRs. OWR

filter.

refers to the 3200 Sps (FRS = 1) or 3840 Sps

sinc5

23. The single convers ion mode only outputs fully settled conv ersions . See Table 1 for more details about single conv ersion mode timing. OW R

is used here to designate the different conversion time

associated wi th single conversions.

24. The continuous conversion mode output s every conversion. This means that the filter’s set tling time with a full scale step input in th e continuous conversion mode is dictated by the OWR.

ABSOLUTE MAXIMUM RATINGS (DG ND = 0 V; See Note 25.)

Parameter Symbol Min Typ Max Unit

DC P ower Supp lies (Notes 26 and 27)

Positive Di gital

Positive Analog

Negative Analog

Input Current, Any Pin Except Supplies (Notes 28 an d 29) I Output Current I Power Dissipation (Note 30) PDN - - 500 mW

Analog I nput Voltage VREF pins

AIN Pins

Digital Input Voltage V Ambient Operating Temperature T Storage Temperature T

VD+

VA+

VA-

OUT

INR

INA IND

stg

-0.3

+0.3

+6.0 +6.0

-3.75

V V V

--±10mA

--±25mA

(VA-) -0.3 (VA-) -0.3

--(VA+)+ 0.3 (VA+)+ 0.3VV

-0.3 - (VD+) + 0.3 V

-40 - 85 °C

-65 - 150 °C

Notes: 25. All voltages with respect to ground.

26. VA+ and VA- must satisfy {(VA+) - (VA-)} ≤ +6.6 V.

27. VD+ and VA- must s at isf y {(VD+) - (VA-)} ≤ +7.5 V.

28. Applies to all pins including continuous overvoltage conditions at the analog input (AIN) pins.

29. Transient current of up to 100 mA will not ca us e SCR latch-up. Maximum input current for a power supply pin is ±50 mA.

30. Total power dissipation, including all input currents and out put currents .

WARNING: Operation at or beyond these limits may result in permanent damage to the device.

Normal operation is not guaranteed at these extremes.

DS289PP5 11

CS5531/32/33/34

SWITCHING CHARACTERISTI CS (VA+ = 2.5 V or 5 V ±5%; VA- = -2.5V±5% or 0 V ; VD+ = 3.0 V

rise

fall

ost

3 4 5 6

7 8 9

=50pF;

1 4.9152 5 MHz

-20-ms

250 250

50 - - ns

50 - - ns 100 - - ns 100 - - ns

- - 150 ns

1.0

100

1.0

100

µs µs ns

ns ns

±10% or 5 V ±5%;DGND = 0 V; Levels: Logic 0 = 0 V, Logic 1 = VD+; C See Figures 1 and 2.)

Parameter Symbol Min Typ Max Unit

Master Clock Frequency (Note 31)

MCLK

External Clo ck or Crystal Oscillator Master Clock Duty Cy c le 40 - 60 % Rise Times (Note32)

Any Digi tal Input Except SCLK

SCLK

Any Digital Output

Fall Times (Note32)

Any Digi tal Input Except SCLK

SCLK

Any Digital Output

Start-up

Oscillator Start-up Time XTAL = 4.9152 MHz (Note 33) t

Serial Port Timing

Serial Clock Frequenc y SCLK 0 - 2 MHz Serial Clock Pulse Width High

Pulse Width Low

SDI Write Timing

Enable to Valid Latch Clock t Data Set-up Time prior to SCLK rising t Data Hold Time After SCLK Rising t SCLK Falling Prior to CS

Disable t

SDO Read Timing

to Data Valid t SCLK Falling to New Data Bit t

Rising to SDO Hi-Z t

Notes: 31. Device param ete rs are specified with a 4.9152 MHz clock.

32. Specified using 10% and 90% points on waveform of interest. Output loaded with 50 pF.

33. Oscillator start-up time varies with crystal parameters. This s pec if icat ion does not apply when using an external cloc k source.

12 DS289PP5

SDI

SCLK

MSB

MSB-1

Figure 1. SDI Wr ite Timing (Not to Sc ale)

CS5531/32/33/34

LSB

t6t4 t5 t1

SDO

SCLK

MSB MSB-1

LSB

Figure 2. SDO Read Timing (Not to Scale)

DS289PP5 13

CS5531/32/33/34

2. GENERAL DESCRIPTION

The CS5531/32/33/34 are highly integrated ∆ΣAnalog-to-Digital Converters (ADCs) which use charge-balance techniques to achieve 16-bit (CS5531/33) and 24-bit (CS5532/34) performance. The ADCs are optimized for measuring low-level unipolar or bipolar signals in weigh scale, process control, scientific, and medical applications.

To accommodate these applications, the ADCs come as either two-channel (CS5531/32) or fourchannel (CS5533/34) devices and include a very low noise chopper-stabilized programmable gain instrumentation amplifier (PGIA, 6 nV/√Hz Hz) with selectable gains of 1×, 2×, 4×, 8×, 16×, 32×, and 64×. These ADCs also include a fourth order ∆Σ modulator followed by a digital filter provides twenty selectable output word rates of 6.25,

7.5, 12.5, 15, 25, 30, 50, 60, 100, 120, 200, 240, 400, 480, 800, 960, 1600, 1920, 3200, and 3840 Samples per second (MCLK = 4.9152 MHz).

To ease communication between the ADCs and a micro-controller, the converters include a simple three-wire serial interface which is SPI and Mi-

@0.1

which

crowire compatible with a Schmitt Trigger input on the s erial clock (SCLK).

2.1. Analog Input

Figure 3 illustrates a block diagram of the CS5531/32/33/34. The front end consistsof a multiplexer, a unity gain coarse/fine charge input buffer, and a programmable gain chopper-stabilized instrumentation amplifier. The unity gain buffer is activated any time conversions are performed with a gain of one and the instrumentation amplifier is activated any time conversions are performed with gain settings greater than one.

The unity gain buffer is designed to accommodate rail to rail input signals. The common-mode plus signal range for the unity gain buffer amplifier is VA- to VA+. Typical CVF (sampling) current for the unity gain buffer amplifier is about 500 nA (MCLK = 4.9152 MHz, see Figure 4).

The instrumentation amplifier is chopper-stabilized and operates with a chop clock frequency of MCLK/128. The CVF (sampling) current into the instrumentation amplifier is typically 500 pA over

VREF+

VREF-

AIN2+

AIN2-

AIN1+

AIN1-

AIN4+

AIN4-

AIN1+

AIN1-

14 DS289PP5

CS5531/32

CS5533/34

* * *

IN+

M U

IN-

IN+

IN-

IN+

M U X

IN-

GAINis the gain setting of the PGIA (i.e. 2, 4, 8, 16, 32, 64)

1000

Ω

XGAIN

Figure 3. M ultiplexer Configuration

22 nF

1000

Ω

C1 PIN C2 PIN

Differential

4 Order

∆Σ

Modulator

Sinc

Digital

Filter

Programmable

Sinc

Digital Filter

Serial

Port

CS5531/32/33/34

-40°C to +85°C (MCLK=4.9152 MHz). The common-mode plus signal range of the instrumentation amplifier is (VA-) + 0.7 V to (VA+) - 1.7 V.

Figure 4 illustrates the input models for the amplifiers. The dynamic input current for each of the pins can be determined from the models shown.

Gain=2,4,8,16,32,64

AIN

V≤1mV

i=fV C

AIN

V≤20 mV

i=fV C

osn

Figure 4. Input models for AIN+ and AIN- pins

MCLK

128

Gain= 1

MCLK

=12.5 pF

Fine

Coarse

C=80pF

After reset, the unity gain buffer is engaged. With a

2.5V reference this would make the full scale input range default to 2.5 V. By activating the instrumentation amplifier (i.e. a gain setting other than 1) and using a gain setting of 32, the full scale input range can quickly be set to 2.5/32 or about 78 mV. Note that these input ranges assume the calibration registers are set to their default values (i.e. Gain = 1.0 and Offset = 0.0).

2.1.2. Multiplexed Settling Limitations

The settling performance of the CS5531/32/33/34 in multiplexed applications is affected by the single-pole low-pass filter which follows the instrumentation amplifier (see Figure3). To achieve data sheet settling and linearity specifications, it is recommended that a 22 nF C0G capacitorbe used. Capacitors as low as 10 nF or X7R type capacitorscan also be used with some minor increase in distortion for AC signals.

2.1.3. Voltage Noise Density Performance

Figure5 illustrates the measuredvoltage noise density versus frequency from 0.01 Hz to 10 Hz of a CS5532-BS. The device was powered with ±2.5 V supplies, using 120 Sps OWR, t he 64x gain range, bipolarmode, and withthe inputshort bit enabled.

Note: T he C=2.5pF and C = 16pFcapacitors are for

input c urrent modeling only. For physical input capacitance s ee ‘Input Capa citan ce ’ specification under Analog Characteristics.

2.1.1. Analog Input Span

The full scale input signal that the converter can digitize is a function of the gain setting and the reference voltage connected between the VREF+ and

100

√

nV/

0.01 0.1 1 10

Freque ncy (Hz)

Gain = 64

VREF- pins. The full scale input span of the converter is ((VREF+) - (VREF-))/(GxA), where G is the

Figure 5. Measured Voltage Noise Density

gain of the amplifier and A is 2 for VRS = 0, or A is 1 for VRS = 1. VRS is the Voltage Reference Select bit, and must be set according to the differential voltage applied to the VREF+ and VREF- pins on the part. See section 2.3.5 for more details.

DS289PP5 15

2.1.4. No Offset DAC

An offset DAC was not included in the CS553X family because the high dynamic range of the converter eliminates the need for one. The offset regis-

CS5531/32/33/34

ter can be manipulated by the user to mimic the function of a DAC if desired.

2.2. Overview of ADC Register Structure and Operating Modes

The CS5531/32/33/34 ADCs have an on-chip controller, which includes a number of user-accessible registers. The registers are used to hold offset and gain calibration results, configure the chip's operating modes, hold conversion instructions, and to store conversion data words. Figure 6 depicts a block diagram of the on-chip controller’s internal registers.

Each of the converters has 32-bit registers to function as offset and gain calibration registers for each channel. The converters with two channels have two offset and two gain calibration registers, the converters with four channels have four offset and four gain calibration registers. These registers hold calibration results. The contents of these registers can be read or written by the user. This allows cal-

ibration data to be off-loaded into an external EEPROM. The user can also manipulate the contents of these registers to modify the offset or the gain slope of the converter.

The converters include a 32-bit configuration register which is used for setting options such as the power down modes, resetting the converter, shorting the analog inputs, and enabling diagnostic test bits like the guard signal.

A group of registers, called Channel Setup Registers, are used to hold pre-loaded conversion instructions. Each channel setup register is 32 bits long, and holds two 16-bit conversion instructions referred to as Setups. Upon power up, these registers can be initialized by the system microcontroller with conversion instructions. The user can then instruct the converter to perform single or multiple conversions or calibrations with the converter in the mode defined by one of these Setups.

Offset Registers(4 x 32) Gain Registers (4 x 32)

Offset 1 (1 x 32 )

Offset 2 ( 1 x 32 )

Offset 3 ( 1 x 32 )

Offset 4 ( 1 x 32 )

Configur ation Reg iste r (1 x 32)

Pow er Sav e Se lect Re set System InputShort Guard Signal Voltag e Referen c e Se lect Output Latch Output Latch S e lect Offset/Gain Select Filter Rate Select

Gain1(1x32)

Gain2(1x32)

Gain3(1x32)

Gain4(1x32)

Figure 6. CS5531/32/33/34Register Diagram

Channel Set up

Registers (4 x 32)

Setup 1 (1 x 1 6)

Setup 3 (1 x 1 6)

Setup 5 (1 x 1 6)

Setup 7 (1 x 1 6)

Channel Select Gain Word Rate Unipolar/B ipolar Output Latch DelayTime Open Circuit Detect Offset/Gain Pointer

Setup 2 (1 x 16)

Setup 4 (1 x 16)

Setup 6 (1 x 16)

Setup 8 (1 x 16)

Write Only

Command

Conv ersion Data

Data (1 x 32 )

Read Only

Serial

Interface

CS SDI SDO SCLK

16 DS289PP5

CS5531/32/33/34

Using the single conversion mode, an 8-bit command word can be written into the serial port. The command includes pointer bits which ‘point’ to a 16-bit command in one of the Channel Setup Registers which is to be executed. The 16-bit Setups can be programmed to perform a conversion on any of the input channels of the converter. More than one of the 16-bit Setups can be used for the same analog input channel. This allows the user to convert on the same signal with either a different conversion speed, a different gain range, or any of the other options available in the channel setup registers. Alternately, the user can set up the registers to perform different conversion conditions on each of the input channels.

The ADCs also include continuous conversion capability. The ADCs can be instructed to continuously convert, referencing one 16-bit command Setup. In the continuous conversions mode, the conversion data words are loaded into a shift register. The converter issues a flag on the SDO pin when a conversion cycle is completed so the user can read the register, if need be. See the section on Performing Conversions for more details.

The following pages document how to initialize the converter, perform offset and gain calibrations, and how to configure the converter for the various conversion modes. Each of the bits of the configuration register and of the Channel Setup Registers is described. A list of examples follows the description section. Also the Command Register Quick Refer- ence can be used to decode all valid commands (the first 8-bits into the serial port).

2.2.1. System Initialization

The CS5531/32/33/34 provide no power-on-reset function. To initialize the ADCs, the user must perform a software reset by resetting the ADC’s serial port with the Serial Port Initialization sequence. This sequence resets the serial port to the command mode and is accomplished by transmitting at least 15 SYNC1 command bytes (0xFF hexadecimal),

followed by one SYNC0 command (0xFE hexadecimal). Note that this sequence c an be initiated at anytime to reinitialize the serial port. To complete the system initialization sequence, the user must also perform a system reset sequence which is as follows: Write a logic 1 into the RS bit of the configuration register. This will reset the calibration registers and other logic (but not the serial port). A valid reset will set the RV bit in the configuration register to a logic 1. After writing the RS bit to a logic 1, wait 20 microseconds, then write the RS bit back to logic 0. While this involves writing an entire word into the configuration register, the RV bit is a read only bit, therefore a write to the configuration register will not overwrite the RV bit. After clearing the RS bit back to logic 0, read the configuration register to check the state of the RV bit as this indicates that a valid reset occurred. Reading the configuration register clears the RV bit back to logic 0.

Completing the reset cycle initializes the on-chip registers to the following states:

Configuration R egister: 00000 000(H) Offset Registers: 00000000(H) Gain Registers: 01000000(H) Channel S et up Registers: 00000000(H)

Note: Previous datasheets stated that the RS bit

wouldcle ar itself back to logic 0and therefore the user wa s not required to write the RS bit back to logic 0. The current data sheet instruction that requires the user to write into the configuration register to clear the RS bit has been added to insure that the RS bit i s cleared. Characterizationacrossmultiplelots of silicon has indicated s ome chips do not automatically reset the RS bit to logic 0 in the configuration register, although the reset function is com pleted. T his occurs only on small number of chips when the VA- supply is negative with respect to DGND. Thishas not caused an operational issue for customers because their start-up sequence includes writingaword(withRS=0)intothe configuration register after performing a reset. The c hange in the reset sequence to

DS289PP5 17

CS5531/32/33/34

include writing the RS bit back to 0 insures the clearing of the RS bit in the event that a user does not write into the configuration register after the RS bit has been set.

The RV bit in the Configuration Register is set to indicate a valid reset has occurred. The RS bit should be written back to logic “0” to complete the reset cycle. After a system initialization or reset, the on-chip controller is initialized into command

mode where it waits for a valid command (the first 8-bits written into the serial port are shifted into the command register). Once a valid command is received and decoded, the byte instructs the converter to either acquire data from or transfer data to an internal register(s), or perform a conversion or a calibration. The Command Register Descriptions section can be used to decode all valid commands.

18 DS289PP5

CS5531/32/33/34

2.2.2. Command Register Quick Reference

D7(MSB)D6D5D4D3D2D1D0

0 ARA CS1 CS0 R/W RSB2 RSB1 RSB0

BIT NAME VALUE FUNCTION

D7 Command Bit, C 01Must be logic 0 for these commands.

These commands are invalid if this bit is logic 1.

D6 Access Registers as

Arrays, ARA

D5-D4 Channel Select Bits,

CS1-CS0

D3 Read/Write

D2-D0 Register Select Bit,

RSB3-RSB0

D7(MSB)D6D5D4D3D2D1D0

1 MC CSRP2 CSRP1 CSRP0 CC2 CC1 CC0

,R/W 01Write to selected register.

01Ignore this function.

Access the respective registers, offset, gain, or channel-setup, as an array of registers.The particular registers accessed are determined by the RS bits. The registers are accessed MSB first with physical channel 0 accessed first followed by physical channel 1 next and so forth.

CS1-CS0 provide t he address of one of the two (four for CS5533/34)physical input

channels.These bits are also used to access the calibration registers associated

with the respective physical input channel. Note that these bits are ignored when

reading data register.

Read from selected register. Reserved

000

Offset Register

001

Gain Register

010

ConfigurationRegister

011

Channel-Setup Registers

101

Reserved

110

Reserved

111

BIT NAME VALUE FUNCTION

D7 Command Bit, C 01These commands are invalid if this bit is logic 0.

Must be logic 1 for these commands.

D6 Multiple Conver-

sions, MC

D5-D3 Channel-Setup Reg-

ister Pointer Bits, CSRP

D2-D0 Conversion/Calibra-

tion Bits, CC2-CC0

01Perform fully settled single conversions.

Perform conversions continuously. These bits are used as pointers to the Channel-Setup registers. Either a single con-

000

version or continuous conversions are performed on the channel setup register

...

pointedtobythesebits.

111

Normal Conversion

000

Self-OffsetCalibration

001

Self-Gain Calibration

010

Reserved

011

Reserved

100

System-Offset Calibration

101

System-GainCalibration

110

Reserved

111

DS289PP5 19

CS5531/32/33/34

2.2.3. Command Register Descriptions

READ/WRITE AL L OFFSET CALIBRATION REGISTERS

D7(MSB)D6D5D4D3D2D1D0

0100R/W

Function: These commands are used to access the offset registers as arrays.

(Read/Write)

R/W

0 Write to selected registers. 1 Read from selected registers.

READ/WRITE AL L GAIN CALIBRATION REGISTERS

D7(MSB)D6D5D4D3D2D1D0

0100R/W

Function: These commands are used to access the gain registers as arrays. R/W

(Read/Write)

0 Write to selected registers. 1 Read from selected registers.

001

010

READ/WRITE AL L CHANNEL-SETUP REGISTERS

D7(MSB)D6D5D4D3D2D1D0

0100R/W

101

Function: These commands are used to access the channel -se tup registers as arrays. R/W

(Read/Write)

0 Write to selected registers. 1 Read from selected registers.

READ/WRITE INDIVIDUAL OFFSET REGISTER

D7(MSB)D6D5D4D3D2D1D0

0 0 CS1 CS0 R/W

Function

: These commands are used to acc es s eac h offset register separately. CS1 - CS0 decode the

001

registers acces s ed.

(Read/Write)

R/W

0 Write to selected register. 1 Read from selected register.

CS[1:0] (Channel Select Bits)

00 Offset Register 1 (All devices) 01 Offset Register 2 (All devices) 10 Offset Register 3 (CS5533/34 only) 11 Offset Register 4 (CS5533/34 only)

20 DS289PP5

CS5531/32/33/34

READ/WRITE INDIVIDUAL GAIN REGISTER

D7(MSB)D6D5D4D3D2D1D0

0 0 CS1 CS0 R/W

010

Function

: These commands are used to access each gain register separately. CS1 - CS0 decode the reg-

isters accessed.

R/W

(Read/Write)

0 Write to selected register. 1 Read from selected register.

CS[1:0] (Channel Select Bits)

00 Gain Register 1 (All devices) 01 Gain Register 2 (All devices) 10 Gain Register 3 (CS5533/34 only) 11 Gain Register 4 (CS5533/34 only)

READ/WRITE INDIVIDUAL CHANNEL-SETUP REGISTER

D7(MSB)D6D5D4D3D2D1D0

0 0 CS1 CS0 R/W

Function

: These commands are used to acces s eac h channel-set up register separately. CS1 - CS0 de-

101

code the regi sters accessed.

R/W

(Read/Write)

0 Write to selected register. 1 Read from selected register.

CS[1:0] (Channel Select Bits)

00 Channel-SetupRegister 1 (All devices) 01 Channel-SetupRegister 2 (All devices) 10 Channel-SetupRegister 3 (All devices) 11 Channel-SetupRegister 4 (All devices)

READ/WRITE CONFIGURATION REGISTER

D7(MSB)D6D5D4D3D2D1D0

0000R/W

011

Function: These commands are used to read from or write to the configuration register.

(Read/Write)

R/W

0 Write to selected register. 1 Read from selected register.

DS289PP5 21

CS5531/32/33/34

PERFORM CONVERSION

D7(MSB)D6D5D4D3D2D1D0

1 MC CSRP2 CSRP1 CSRP0 0 0 0

Function: These commands instruct the ADC to perform either a single, fully-settled conversion or con-

tinuous conversions on the physical input channel pointed to by the pointer bits (CSRP2 CRSP0) in the channel-setup register.

MC (Multiple Conversions)

0 Perform a single conversion. 1 Perform continuous conversions.

CSRP [2:0] (Channel Setup Register Pointer Bits)

000 Setup 1 (All devices) 001 Setup 2 (All devices) 010 Setup 3 (All devices) 011 Setup 4 (All devices) 100 Setup 5 (All devices) 101 Setup 6 (All devices) 110 Setup 7 (All devices) 111 Setup 8 (All devices)

22 DS289PP5

CS5531/32/33/34

PERFORM CALIBRATION

D7(MSB)D6D5D4D3D2D1D0

1 0 CSRP2 CSRP1 CSRP0 CC2 CC1 CC0

Function: These commands instruct the ADC to perform a calibration on the physical input channel s e-

lected b y the setup register which is chosen by the comman d byte pointer bits (CSRP2 CSRP0).

CSRP [2:0] (Channel Setup Register Pointer Bits)

CC [ 2:0] (Calibration Control Bits)

000 Reserved 001 Self-Offset Calibration 010 Self-Gain Calibration 011 Reserved 100 Reserved 101 System-Offset Calibration 110 System-Gain Calibration 111 Reserved

SYNC1

D7(MSB)D6D5D4D3D2D1D0

11111111

Function: Part of t he serial port re-initialization sequence.

SYNC0

D7(MSB)D6D5D4D3D2D1D0

11111110

Function: End of the serial po rt re-initialization sequence.

NULL

D7(MSB)D6D5D4D3D2D1D0

00000000

Function:

This command is used to clear a port flag and keep the converter in the continuous conversion mode.

DS289PP5 23

CS5531/32/33/34

2.2.4. Serial Port Interface

The CS5531/32/33/34’s serial interface consists of four control lines: CS details the command and data word timing.

, Chip Select, is the control line which enables

CS access to the serial port. If the CS the port can function as a three wire interface.

SDI, Serial Data In, is the data signal used to transfer data to the converters.

SDO, Serial Data Out, is the data signal used to transfer output data from the converters. The SDO output will be held at high impedance any time CS is at logic 1.

SCLK

SDI

,SDI,SDO,SCLK.Figure7

pin is tied low,

MSB

Command Time

8SCLKs

SCLK, Serial Clock, is the serial bit-clock which controls the shifting of data to or from the ADC’s serial port. The CS

pin must be held low (logic 0) before SCLK transitions can be recognized by the port logic. To accommodate optoisolators SCLK is designed with a Schmitt-trigger input to allow an optoisolator with slower rise and fall times to directly drive the pin. Additionally, SDO is capable of sinking or sourcing up to 5 mA to directly drive an optoisolator LED. SDO will have lessthan a 400 mV loss in the drive voltage when sinking or sourcing 5 mA.

Write Cycle

Data Time 32 SCLKs

LSB

SCLK

SDI

SDO

Command Time

8SCLKs

MSB

LSB

Data Time 32 SCLKs

Read Cycle

SCLK

SDI

SDO

Command Time

8SCLKs

8 SCLKs Clear SDO Flag

Data Conversion Cycle

MSB

Data Time 32 SCLKs

/OWR

MCLK

Clock Cycles

LSB

*tdisthetimeittakestheADCtoperformaconversion.SeetheSingle Conversionand Continuous Conversionsections of the data sheet for more

24 DS289PP5

detailsabout conversion timing.

Figure 7. Command and Data Word Timing

CS5531/32/33/34

2.2.5. Reading/Writing On-Chip Registers

The CS5531/32/33/34’s offset, gain, configuration, and channel-setup registers are readable and writable while the conversion data register is read only.

As shown in Figure 7, to write to a particular register the user must transmit the appropriate write command and then follow that command by 32 bits of data. For example, to write 0x80000000 (hexadecimal) to physical channel one’s gain register, the user would first transmit the command byte 0x02 (hexadecimal) followed by the data 0x80000000 (hexadecimal). Similarly, to read a particular register the user must transmit the appropriateread command and then acquire the 32 bits of data. Onc e a register is written to or read from, the serial port returns to the command mode.

In addition to accessing the internal registers one at a time, the gain and offset registers as well as the channel setup registers can be accessed as arrays (i.e. the entire register set can be accessed with one command). In the CS5531/32, there are two gain andoffset registers, and in the CS5533/34, there are four gain and offset registers. There are four channel setup registers in all parts. As an example, to write 0x80000000 (hexadecimal) to all four gain registers in the CS5533, the user would transmit the command 0x42 (hexadecimal) followed by four iterations of 0x80000000 (hexadecimal), (i.e. 0x42 followed by 0x80000000, 0x80000000, 0x80000000, 0x80000000). The registers are written to or read from in sequential order (i.e, 1, followed by 2, 3, and 4). Once the registers are written to or read from, the serial port returns to the command mode.

2.3.1. Power Consumption

The CS5531/32/33/34 accommodate three power consumption modes: normal, standby, and sleep. The default mode, “normal mode”, is entered after power is applied. In this mode, the CS5531/32/33/34-AS versions typically consume 35 mW. The CS5532/34-BS versions typically consume 70 mW. The other two modes are referred to as the power save modes. They power down most of theanalog portion of the chip and stop filter convolutions. The power save modes are entered whenever the power down (PDW) bit of the configuration register is set to logic 1. The particular power save mode entered depends on state of the PSS (Power Save Select) bit. If PSS is logic 0, the converter enters the standby mode reducing the power consumption to 4 mW. The standby mode leaves the oscillator and the on-chip bias generator for the analog portion of the chip active. This allows the converter to quickly return to the normal mode once PDW is set back to a logic 1. If PSS and PDW are both set to logic 1, the sleep mode is entered reducing the consumed power to around 500 µW. Since this sleep mode disables the oscillator, approximatelya 20 ms oscillator start-up delay period is required before returning to the normal mode. If an external clock is used, there will be no delay. Further note that when the chips are used in the Gain = 1 mode, the PGIA is powered down. With the PGIA powered down, the power consumed in the normal power mode is reduced by approximately 1/2. Power consumption in the sleep and standby modes is not affected by the amplifier setting.

2.3.2. System Reset Sequence

2.3. Configuration Register

To ease the architectural design and simplify the serial interface, the configuration register is thirtytwo bits long, however, only eleven of the thirty two bits are used. The following sections detail the bits in the configuration register.

DS289PP5 25

The reset system (RS) bit permits the user to perform a system reset. A system reset can be initiated at any time by writing a logic 1 to the RS bit in the configuration register. After the RS bit has been set, the internal logic of the chip will be initialized to a reset state. The reset valid (RV) bit is set indicating that the internal logic was properly reset.

CS5531/32/33/34

The RV bit is cleared after the configuration register is read. The on-chip registers are initialized to the following default states:

Configuration R egister: 00000 000(H) Offset Registers: 00000000(H) Gain Registers: 01000000(H) Channel S et up Registers: 00000000(H)

After reset, the RS bit should be written back to logic 0 to complete the reset cycle. The ADC will return to the command mode where it waits for a valid command. Also, the RS bit is the only bit in the configuration register that can be set when initiatinga reset (i.e. a second write command is needed to set other bits in the Configuration Register after the RS bit has been cleared).

2.3.3. Input Short

The input short bit allows the user to internally ground all the inputs of the multiplexer. This is a useful function because it allows the user to easily test the grounded input performance of the ADC and eliminate the noise effects due to the external system components.

2.3.4. Guard Signal

The guard signal bit is a bit that modifies the function of A0. When set, this bit outputs the common mode voltage of the instrumentation amplifier on A0. This feature is useful when the user wants to connect an external shield to the common mode potential of the instrumentation amplifier to protect against leaka ge. Figure 8 illustrates a typical connection diagram for the guard signal.

put current for each VRS setting. As the models show, the reference includes a coarse/fine charge buffer which reduces the dynamic current demand of the external reference.

The reference’s input buffer is designed to accommodate rail-to-rail (common-mode plus signal) input voltages. The differential voltage between the VREF+ and VREF- can be any voltage from 1.0 V up to the analog supply (depending on how VRS is configured), however, the VREF+ cannot go above VA+ and the VREF- pin can not go below VA-. Note that the power supplies to the chip should be established before the reference voltage.

2.3.6. Output Latch Pins

The A1-A0 pins of the ADCs mimic the D21D20/D5-D4 bits of the channel-setup registers if the output latch select (OLS) bit is logic 0 (default). If the OLS bit is logic 1, A1-A0 mimic the output latch bit settings in the configuration register. These two options give the user a choice of allowing the latch outputs to change anytime a different CSR is selected for a conversion, or to allow the latch bits to remain latched to a fixed state (determined by the configuration register bit) for all CSR selections. In either case, A1-A0 can be used to control external multiplexers and other logic functions outside the converter. The A1-A0 outputs can sink or source at least 1 mA, but it is recommended

AIN+

CS553 1/32/33/3 4

+5 V A +

out p

A0/GUARD

V+

2.3.5. Voltage Reference Select

The voltage reference select (VRS) bit selects the size of the sampling capacitor used to sample the

Comm on M ode = 2 .5 V

V-

AIN-

center

out m

voltage reference. The bit should be set based upon the magnitude of the reference voltage to achieve optimal performance. Figures 9 and 10 model the

Figure 8. Guard Signal Shielding Scheme

effects on the reference’s input impedance and in-

26 DS289PP5

VRE F

V≤15 m V

i=fV C

Fine

Coarse

C = 22pF

MCLK

VRS = 1; 1 V≤V ≤2.5 V

REF

VREF

V≤30 m V

i=fV C

osn

CS5531/32/33/34

Fine

Coarse

C=11pF

MCLK

VRS = 0; 2.5 V < V

REF

≤

VA+

Figure 9. Input Re ference Model when VRS = 1

to limit drive currents to less than 20 µA to reduce self-heating of the chip. These outputs are powered from VA+ and VA-. Their output voltage will be limited to the VA+ voltage for a logic 1 and VAfor a logic 0.

2.3.7. Offset and Gain Select

The Offset and Gain Select bit (OGS) is used to select the source of the calibration registers to use when performing conversions and calibrations. When the OGS bit is set to ‘0’, the offset and gain registers corresponding to the desired physical channel (CS1-CS0 in the selected Setup) will be accessed. When the OGS bit is se t to ‘1’, the offset and gain registers pointed to by the OG1-OG0 bits in the selected Setup will be accessed. This feature allows multiple calibration values (e.g. fordifferent gain settings) to be used on a single physical chan-

Figure 10. Input Reference Model when VRS = 0

nel without having to re-calibrate or manipulate the calibration registers.

2.3.8. Filter Rate Select

The Filter Rate Select bit (FRS) modifies the output word rates of the converter to allow either 50 Hz or 60 Hz rejection when operating from a 4.9152 MHz crystal. If FRS is cleared to logic 0, the word rates and corresponding filter characteristics can be selected (using the Channel Setup Registers) from

7.5, 15, 30, 60, 120, 240, 480, 960, 1920, or 3840 Sps when using a 4.9152 MHz clock. If FRS is set to logic 1, the word rates and corresponding filter characteristics scale by a factor of 5/6, making the selectable word rates 6.25, 12.5, 25, 50, 100, 200, 400, 800, 1600, and 3200 Sps when using a 4.9152 MHz clock. When using other clock frequencies, these selectable word rates will scale linearly with the clock frequency that is used.

DS289PP5 27

CS5531/32/33/34

2.3.9. Configuration Register Descriptions

D31(MSB) D30 D29 D28 D27 D26 D25 D24 D23 D22 D21 D20 D19 D18 D17 D16

PSS PDW RS RV IS GB VRS A1 A0 OLS NU OGS FRS NU NU NU

D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

NU NU NU NU NU NU NU NU NU NU NU NU NU NU NU NU

PSS (Power Save Select)[31]

0 Standby Mode (Oscillator active, allows quick power-up). 1 Sleep Mode (Oscillator inactive).

PDW (Power Down Mode )[30]

0 Normal Mode 1 Activate the power save select mode.

RS (Reset Sy stem)[29 ]

0 Normal Operation. 1 Activate a Reset cycle. See System Reset Sequence in the datasheet text.

RV (Reset Valid)[28]

0 Normal Operation 1 System was reset. This bit is read only. Bit is cleared to logic zero after the configuration register is read.

IS (Input Short)[27 ]

0 Normal Input 1 All signal input pairs for each channel ar e disconnected from the pins and shorted internally.

GB (Guard Signal Bit)[26]

0 Normal Operation of A0 as an output latch. 1A0’s output is modified to output the common mode output voltage of the instrumentation amplifier (typically

2.5 V). The output latch select bit is ignored when the guard buffer is activated.

VRS (Voltage Reference S elect)[25]

02.5V<V 11V≤V

A1-A0 (Output Latch bits)[24:23]

The latch bits (A0 and A1) will be set to the logic state of these bits uponcommandword executio nif the output

latch select bit (OLS) is set. Note that these logic outputs are powered from VA+ and VA-. 00 A0 = 0, A1 = 0 01 A0 = 0, A1 = 1 10 A0 = 1, A1 = 0 11 A0 = 1, A1 = 1

Output Latch Select, OLS[22]

0 When low, uses the Channel-Setup Register as the source of A1 and A0. 1 When set, uses the Configuration Register as the source of A1 and A0.

NU (Not Used)[21]

0 Mustalways be logic 0. Reserved for future upgrades.

Offset and Gain Select OGS[20]

0 Calibration registers used are based on the CS1-CS0 bits of the referenced Setup. 1 Calibration r egisters used are based on the OG1-OG0 bits of the referenced Setup.

≤ [(VA+) - (VA-)]

REF

≤ 2.5V

REF

28 DS289PP5

CS5531/32/33/34

Filter Rate Select, FRS[19]

0 Use the default output word rates. 1 Scale all output word rates and their corresponding filter characteristicsby a factor of 5/6.

NU (Not Used)[18:0]

0 Mustalways be logic 0. Reserved for future upgrades.

2.4. Setting up the CSRs for a Measurement

The CS5531/32/33/34 have four Channel-Setup Registers (CSRs). Each CSR contains two 16-bit Setups which are programmed by the user to contain data conversion information such as: 1) which physical channel will be converted, 2) at what gain will the channel be converted, 3) at what word rate will the channel be converted, 4) will the output conversion be unipolar or bipolar, 5) what will be the state of the output latch during the conversion, 6) will the converter delay the start of a conversion to allow time for the output latch to settle before the conversionis begun, and 7) will the open circuitdetect current source be activated for that Setup. In addition, when the OGS bit in the Configuration Register is set, the Setup selects which set of offset and gain registers to use when performing conversions or calibrations.Note that a particular physical input chan-

nel can be represented in more than one Setup with different output rates, gain ranges, etc. (i.e. each Setup is independently defined). Refer to section

2.4.1 for more details about the Channel Setup Registers.

Each 32-bit CSR is individually accessible and contains two 16-bit Setups. As an example, to configure Setup 1 in the CS5531/32/33/34 with the write individual channel-setup register command (0x05 hexadecimal), bits 31 to 16 of CSR 1 contains the information for Setup 1 and bits 15 to 0 contain the information for Setup 2. Note that while reading/writing CSRs, two Setups are accessed in pairs as a single 32-bit CSR register. Even if one of the Setups isn’t used, it must be written to or read. Examples detailing the power of the CSRs are provided in section 2.6.3.

DS289PP5 29

2.4.1. Channel-Setup Register Descriptions

CSR

#1 Setup1

Bits <127:112>

Setup 2

Bits <111:96>

CS5531/32/33/34

#4 Setup7

Bits <31:16>

D31(MSB) D30 D29 D28 D27 D26 D25 D24 D23 D22 D21 D20 D19 D18 D17 D16

CS1 CS0 G2 G1 G0 WR3 WR2 WR1 WR0 U/ B

D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

CS1 CS0 G2 G1 G0 WR3 WR2 WR1 WR0 U/ B

Setup 8

Bits <15:0>

OL1 OL0 DT OCD OG1 OG0

CS1-CS0 (Channel Select Bits) [31:30] [15:14]

00 Select physical channel 1 (All devices) 01 Select physical channel 2 (All devices) 10 Select physical channel 3 (CS5533/34 only) 11 Select physical channel 4 (CS5533/34 only)

G2-G0 (Gain Bits) [29:27] [13:11]

For VRS = 0, A = 2; For VRS = 1, A = 1; Bipolar input span is twice the unipolar input span. 000 Gain = 1, (Input Span = [(VREF+)-(VREF-)]/1*A for unipolar). 001 Gain = 2, (Input Span = [(VREF+)-(VREF-)]/2*A for unipolar). 010 Gain = 4, (Input Span = [(VREF+)-(VREF-)]/4*A for unipolar). 011 Gain = 8, (Input Span = [(VREF+)-(VREF-)]/8*A for unipolar). 100 Gain = 16, (Input Span = [(VREF+)-(VREF-)]/16*A for unipolar). 101 Gain = 32, (Input Span = [(VREF+)-(VREF-)]/32*A for unipolar). 110 Gain = 64, (Input Span = [(VREF+)-(VREF-)]/64*A for unipolar).

WR3-WR0 (Word Rate) [26:23] [ 10:7]

The listed Word Rates are for continuous conversion mode using a 4.9152 MHz clock. All word rates will

scalelinearly with the clock frequencyused. The very f irst conversionusing continuous conversion mode

will last longer, as will conversionsdone with the single conversionmode. See the section on Performing

Conversionsand Tables 1 and 2 for more details. Bit WR (FRS = 0) WR (FRS = 1) 0000 120 Sps 100 Sps 0001 60 Sps 50 Sps 0010 30 Sps 25 Sps 0011 15 Sps 12.5 Sps 0100 7.5 Sps 6.25 Sps 1000 3840 Sps 3200 Sps 1001 1920 Sps 1600 Sps 1010 960 Sps 800 Sps 1011 480 Sps 400 Sps 1100 240 Sps 200 Sps

All other combinations are not used.

30 DS289PP5

CS5531/32/33/34

U/B (Unipolar / Bipolar) [22] [6]

0 Select Bipolar mode. 1 Select Unipolar mode.

OL1-OL0 (Output Latch Bits) [21:20] [5:4]

The latch bits will be set to the logic state of these bits upon command word execution when the output latch select bit (OLS) in the configuration register is logic 0. Note that the logic outputs on the chip are

powered from VA+ and VA-. 00 A0 = 0, A1 = 0 01 A0 = 0, A1 = 1 10 A0 = 1, A1 = 0 11 A0 = 1, A1 = 1

DT (Del ay Time Bit) [19] [3]

Whenset, the converterwill wait for a delay time before starting a conversion.This allows settlingtimefor

A0 and A1 outputs before a conversion begins. The delay time will be 1280 MCLK cycles when FRS = 0,

and 1536 MCLK cycles when FRS = 1. 0 Begin Conversions I mmediately. 1 Wait 1280 MCLK cycles (FRS = 0) or 1536 MCLK cycles (FRS = 1) before starting conversion.

OCD ( Open Circuit Detect Bit) [18] [2]

When set, this bit activatesa 300 nA current source on the input channel (AIN+) selected by the channel

select bits. Note that the 300nA current source is rated at 25°C. At -55°C, the current source doubles to

approximately 600nA. This feature is particularlyuseful in thermocouple applicationswhenthe user wants

to dr ive a suspected open thermocouple lead to a supply rail. 0 Normal mode. 1 Activate current source.

OG1-OG0 (Offset / Gain Register Pointer Bits) [17:16] [1:0]

Thesebitsareonlyused when OGS intheConfigurationRegisteris setto ‘1’. They allowtheuserto select

the offset and gain r egister to use while performing a conversion or calibration. When the OGS bit in the

ConfigurationRegister is set to ‘0’, the offset and gain register for the referenced physical channel (CS1-

CS0 bits of the Setup) will be used. 00 Use offset and gain register from physical channel 1 01 Use offset and gain register from physical channel 2 10 Use offset and gain register from physical channel 3 11 Use offset and gain register from physical channel 4

DS289PP5 31

CS5531/32/33/34

2.5. Calibration

Calibration is used to set the zero and gain slope of the ADC’s transfer function. The CS5531/32/33/34 offer both self calibration and system calibration.

Note: Af ter the ADCs are reset, they are f unc tional

and c an perform m eas urements without being calibrated (remember that the VRS bit in the conf iguration register m ust be properly configured). In this case, the converter will utilize the initialized va lues of the on-chip registers (Gain = 1.0, Offset = 0.0) to calculate output words. Any ini tial offset and gain errors in the internal circuitry of the c hip will remain.

2.5.1. Calibration Registers

The CS5531/32/33/34 converters have an individual offset and gain register for each channel input. The gain and offset registers, which are used during both self and system calibration, are used to set the zero and gain slope of the converter’s transfer function. As shown in Offset Register section, one LSB in the offset register is 1.83007966 X 2

-24

propor-

tion of the input span (bipolar span is 2 times the unipolar span, gain register = 1.000...000 decimal). The MSB in the offset register determines if the offset to be trimmed is positive or negative (0 positive, 1 negative). Note that the magnitude of the offset that is trimmed from the input is mapped through the gain register. The converter can typically trim ±100 percent of the input span.As shown in the Gain Register section, the gain register spans

-24

from 0 to (64 - 2

). The decimal equivalent mean-

ing of the gain register is

25b

D29

D28

24b

23… bD02

D27

24–

)++++ bDi2

∑

i 0=

24– i+()

where the binar y numbers have a value of either zero or one (b While gain register settings of up to 64 - 2

is the binary value of bit D29).

D29

-24

are available, the gain register should never be set to values above 40.

2.5.2. Gain Register

MSB D30 D29 D28 D27 D26 D25 D24 D23 D22 D21 D20 D19 D18 D17 D16

NU NU

0000000100000000

D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 LSB

-9

0000000000000000

-10

-11

The gai n register span is from 0 to (64-2

-12

-13

-14

-15

-24

). After Reset D24 is 1, all other bits are ‘0’.

-16

-1

-17

-2

-18

-3

-19

-4

-20

-5

-21

-6

-7

-232-24

2.5.3. Offset Register

MSB D30 D29 D28 D27 D26 D25 D24 D23 D22 D21 D20 D19 D18 D17 D16

Sign

0000000000000000

D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 LSB

-17

0000000000000000

-2

-18

One LSB represe nts 1.83007966 X 2 Offset and data word bits align by MSB. After reset, all bits are ‘0’. The offset register is stored as a 32 -bit, two’s complem ent nu mber, where the last 8 bits are all 0.

-3

-19

-4

-20

-5

-21

-24

-6

-22

-7

-23

-8

-24

-9

NU NU NU NU NU NU NU NU

-10

-11

-12

-13

-14

proportion of the input span (bipolar span is 2 times unipolar span).

-152-16

-8

32 DS289PP5

CS5531/32/33/34

2.5.4. Performing Calibrations

To perform a calibration, the user must send a command byte with its MSB=1, its pointer bits (CSRP2-CSRP0)set to address thedesired Setup to calibrate,and the appropriate calibration bits (CC2CC0) set to choose the type of calibration to be performed. Note that calibration assumes that the CSRs have been previously initialized because t he information concerning the physical channel, its filter rate, gain range, and polarity, comes from the channel-setup register addressed by the pointer bits in the command byte. Once the CSRs are initialized, a calibration can be performed with one command byte.

The length of time it takes to do a calibration is slightly less than the amount of time it takes to do a single conversion (see Table 1 for single conversion timing). Offset calibration takes 608 clock cycles less than a single conversion when FRS = 0, and 729 clock cycles less when FRS = 1. Gain calibration takes 128 clock cycles less than a single conversion when FRS = 0, and 153 clock cycles less when FRS = 1.

Once a calibration cycle is complete, SDO falls and the results are automatically stored in either the gain or offset register for the physical channel being calibrated when the OGS bit in the ConfigurationR egister is set to ‘0’. If the OGS bit is set to ‘1’, the results will be stored in the register specified by the OG1-OG0 bits of the selected Setup. See the OGS bit description for more details (Section

2.3.7). SDO will remain low until the next command word is begun. If additional calibrations are performed while referencing the same calibration registers, the last calibration results will replace the

effects from the previous calibration as only one offset and gain register is available per physical channel. Only one calibration is performed with each command byte. To calibrate all the channels, additional calibration commands are necessary.

2.5.5. Self Calibration

The CS5531/32/33/34 offer both self offset and self gain calibrations. For the self-calibration of offset, the converters internally tie the inputs of the 1X amplifier together and routes them to the AIN- pin as shown in Figure 11. For accurate self-calibration of offset to occur, the AIN pins must be at the proper common-mode-voltage as specified in the Analog Characteristics section. Self offset calibration uses the 1X gain amplifier, and is therefore not valid in the 2X-64X gain ranges. A self offset calibration of thesegain ranges can be performedby setting the IS bitintheconfigurationregistertoa‘1’,and performing a system offset calibration. The IS bit must be returned to ‘0’ afterwards for normal operation of the device.

For self-calibration of gain, the differential inputs of the modulator are connected to VREF+ and VREF- as shown in Figure 12. Self-calibration of gain will not work with (VREF+ - VREF-) > 2.5V. Self-calibrationof gain is performed in the GAIN = 1x mode without regard to the setup register’sgain setting. Gain errors in the PGIA gain steps 2x to 64x are not calibrated as this would require an accurate low voltage source other than the reference voltage. A system calibration of gain should be performed if accurate gains are to be achieved on the ranges other than 1X, or when (VREF+ - VREF-) >

2.5V.

DS289PP5 33

CS5531/32/33/34

2.5.6. System Calibration

For the system calibration functions, the user must supply the converterscalibration signals which represent ground and full scale. When a system offset calibration is performed, a ground referenced signal must be applied to the converters. Figure 13 illustrates system offset calibration.

As shown in Figure 14, the user must input a signal representing the positive full scale point to perform a system gain ca libration. In either case, the calibrationsignals must be within the specified calibration limits for each specific calibration step (refer to the System Calibration Specifications).

2.5.7. Calibration Tips

Calibration steps are performed at the output word rate selected by the WR2-WR0 bits of the channel setup registers. Due to limited register lengths in

the faster word-rate filters (240 Sps and higher), channels that are used in these rates should also be calibrated in one of these word rates, and channels used in the lower word rates (120 Sps and lower) should be calibrated at one of these lower rates. Since higher word rates result in conversion words with more peak-to-peak noise, calibration should be performed at the lowest possible output word rate for maximum accuracy. For the 7.5 Sps to 120 Sps word rate settings, calibrations can be performed at 7.5 Sps, and for 240 Sps and higher, calibration can be performed at 240 Sps. To minimize digital noise near the device, the user should wait for each calibration step to be completed before reading or writing to t he serial port. Reading the calibration registers and averaging multiple calibrations together can produce a more accurate calibration result. Note that accessing the ADC’s serial port before a calibration has finished may re-

AIN+

AIN-

External Connections

OPEN

CLOSED

1X GA IN

Figure 11. Self Calibration of Offset

AIN+

AIN-

XGAIN

OPEN

AIN+

AIN-

VREF+

VREF-

Reference

XGAIN

OPEN

CLOSED CLOSED

Figure 12. Self Calibration of Gain

External Connections

Full Scale

AIN+

AIN-

XGAIN

Figure 13. System Calibration of Offset

Figure 14. System Calibration of Gain

34 DS289PP5

CS5531/32/33/34

sult in the loss of synchronization between the microcontroller and the ADC, and may prematurely halt the calibration cycle.

For maximumaccuracy, calibrations should be performed for both offset and gain (selected by changing the G2-G0 bits of the channel-setup registers). Note that only one gain range can be calibrated per physical channel when the OGS bit in the Configuration Register is set to ‘0’. Multiple gain ranges can be calibrated for a single channelby manipulating the OGS bit and the OG1-OG0 bits of the selected Setup (see Section 2.3.7 for more details). If factory calibration of the user’s system is performed using the system calibration capabilities of the CS5531/32/33/34, the offset and gain register contents can be read by the system microcontroller and recorded in non-volatile memory. These same calibration wordscanthen be uploadedinto the offset and gain registers of the converter when power isfirst applied to the system, or when the gain range is changed.

When the device is used without calibration, the uncalibrated gain accuracy is about ±1 percent and the gain tracking from range (2X to 64X) to range is approximately ±0.3 percent.

Note that the gain from the offset register to the outputis 1.83007966 decimal, not 1. If a user wants to adjust the calibration coefficients externally, they will need to divide the information to be written to the offset register by the scale factor of

1.83007966. (This discussion assumes that the gain register is 1.000...000 decimal. The offset register is also multiplied by the gain register before being applied to the output conversion words).

2.5.8. Limitations in Calibration Range

System calibration can be limited by signal headroom in the analog signal path inside the chip as discussed under the Analog Input section of this data sheet. For gain calibration, the full scale input signal can be reduced to 3% of the nominal full-

scale value. At this point, the gain register is approximately equal to 33.33 (decimal). While the gain register can hold numbers all the way up to 64

-24

-2

, gain register settings above a decimal value of 40 should not be used. With the converter’sintrinsic gain error, this minimum full scale input signal may be higher or lower. In defining the minimum Full Scale Calibration Range (FSCR) under Analog Characteristics, margin is retained to accommodate the intrinsic gain error.Inversely,the input full scale signal can be increased to a point in which the modulator reaches its 1’s density limit of 86 percent, which under nominal conditions occurs when the full scale input signal is 1.1 times the nominal full scale value. With the chip’s intrinsic gain error, this maximum full scale input signal maybe higher or lower. In defining the maximum FSCR, margin is again incorporated to accommodate the intrinsic gain error.

2.6. Performing Conversions

The CS5531/32/33/34 offers two distinctly different conversion modes. The three sections that follow detail the differences and provide examples illustrating how to use the conversion modes with the channel-setup registers.

2.6.1. Single Conversion Mode

Based on the information provided in the channelsetup registers (CSRs), after the user transmits the conversion command, a single, fully-settled conversion is performed. The command byte includes a pointer address to the Setup register to be used during the conversion. Once transmitted, the serial port enters data mode where it waits until the conversion is complete. When the conversion data is available, SDO falls to logic 0. Forty SCLKs are then needed to read the conversion data word. The first 8 SCLKs are used to clear the SDO flag. During the first 8 SCLKs, SDI must be logic 0. The last 32 SCLKs are needed to read the conversion result. Note that the user is forced to read the conversion in single conversion mode as SDO will remain low

DS289PP5 35

CS5531/32/33/34

(i.e. the serial port is in data mode) until SCLK transitions 40 times. After reading the data, the serial port returns to the command mode, where it waits for a new command to be issued. The single conversion mode will take longer than conversions performed in the continuous conversion mode. The number of clock cycles a single conversion takes for each Output Word Rate (OWR) setting is listed in Table 1. The

± 8 (FRS = 0) or ± 10 (FRS = 1)

clock ambiguity is due to internal synchronization between the SCLK input and the oscillator.

Note: In the singleconversion mode, morethan one

conversion is actuallyperformed, but only t he final, fully settled result is output t o the conversion data register.

(WR3-WR0)

FRS = 0 FRS = 1

0000 171448 ± 8 205738 ± 10 0001 335288 ± 8 402346 ± 10 0010 662968 ± 8 795562 ± 10 0011 1318328 ± 8 1581994 ± 10 0100 2629048 ± 8 3154858 ± 10 1000 7592 ± 8 9110 ± 10 1001 17848 ± 8 21418 ± 10 1010 28088 ± 8 33706 ± 10 1011 48568 ± 8 58282 ± 10 1100 89528 ± 8 107434 ± 10

Table 1. Conversion Timing for Single Mode

Clock Cyc les

2.6.2. Continuous Conversion Mode

Based on the information provided in the channelsetup registers (CSRs), continuous conversions are performed usingthe Setup register contents pointed to by the conversion command. The command byte includes a pointer address to the Setup register to be used during the conversion. Once transmitted, the serial port enters data mode where it waits until a conversion is complete. After the conversion is done, SDO falls to logic 0. Forty SCLKs are then needed to read the conversion. The first 8 SCLKs are used to clear the SDO flag. The last 32 SCLKs are needed to read the conversion result. If

‘00000000’ is provided to SDI during the first 8 SCLKs when the SDO flag is cleared, the converter remains in this conversion mode and continues to convert the selected channel using the same CSR Setup. In continuous conversion mode, not every conversion word needs to be read. The user needs only to read the conversion words required for the application as SDO rises and falls to indicate the availability of new conversion data. Note that if a conversion is not read before the next conversion data becomes available, it will be lost and replaced by the new conversion data. To exit this conversion mode, the user must provide ‘11111111’ to the SDI pin during the first 8 SCLKs after SDO falls. If the user decides to exit, 32 SCLKs are required to clock out the last conversion before the converter returns to command mode. The number of clock cycles a continuous conversion takes for each Output Word Setting is listed in Table 2. The f irst conversion from the part in continuous conversion mode will be longer than the following conversions due to start-up overhead. The

± 8 (FRS = 0) or ± 10

(FRS = 1) clock ambiguity is due to internal synchronization between the SCLK input and the oscillator.

Note: When changing channels, orafter performing

calibrations and/or single conversions, the user must ignore the first three (for OWRs less than 3200 Sps, MC LK = 4.9152 MHz) or firstfive(forOWR≥ 3200 Sps) conversions in continuous conversion mode, as residual filter coefficients m us t be flushed from the filter before accurat e conve rsi ons are performed.

FRS (WR3-WR 0) Clock Cycles

(First Conv ersion)

0 0000 89528 ± 8 40960 0 0001 171448 ± 8 81920 0 0010 335288 ± 8 163840 0 0011 662968 ± 8 327680 0 0100 1318328 ± 8 655360 0 1000 2472 ± 8 1280 0 1001 12728 ± 8 2560

Clock Cycl es

(All O ther

Conversions)

36 DS289PP5

CS5531/32/33/34

FRS (WR3-WR 0) Clock Cycles

(First C onversion)

0 1010 17848 ± 8 5120 0 1011 28088 ± 8 10240 0 1100 48568 ± 8 20480 1 0000 107434 ± 10 49152 1 0001 205738 ± 10 98304 1 0010 402346 ± 10 196608 1 0011 795562 ± 10 393216 1 0100 1581994 ± 10 786432 1 1000 2966 ± 10 1536 1 1001 15274 ± 10 3072 1 1010 21418 ± 10 6144 1 1011 33706 ± 10 12288 1 1100 58282 ± 10 24576

Table 2. Conversion Timing for Continuous Mode

Clock Cycl es

(All Other

Conversions)

2.6.3. Examples of Using CSRs to Perform Conversions and Calibrations

Any time a calibration or conversion command is issued (C, MC, and CC2-CC0 bits must be properly set), the CSRP2-CSRP0 bits in the command byte are used as pointers to address one of the Setups in the channel-setup registers (CSRs). Table 3 details the address decoding of the pointer the bits.

(CSRP2-CSRP0) CSR Location Setup

000 001 010 011 100 101 110

111

Table 3. Command Byte Pointer

CSR #1 CSR #1 CSR #2 CSR #2 CSR #3 CSR #3

CSR#4

CSR #4

The examples that follow detail situations that a user might encounter when acquiring a conversion or calibrating the converter. These examples assume that the CSRs are programmed with the followingphysicalchannelorder:4,1,1,2,4,3,4,4.

1 2 3 4 5 6 7 8

A physical channel is defined as the actual input channel (AIN1 to AIN4) to which an external signal is connected.

Example 1: Single conversion using Setup 1. The command issued is ‘10000000’. This instructs the converter to perform a single conversion referencingSetup1(CSRP2-CSRP0=‘000’) In this example, Setup 1 points to physical channel 4. After the command is received and decoded, the ADC performs a conversion on physical channel 4 and SDO falls to indicate that the conversion is complete. To read the conversion, 40 SCLKs are then required. Once the conversion data has been read, the serial port returns to the command mode.

Example 2: Continuous conversions using Setup 3. The command issued is ‘11010000’. This instructs the converter to perform continuous conversions referencingSetup3(CSRP2-CSRP0=‘010’). In this example, Setup 3 points to physical channel 1. After the command is received and decoded, the ADC performs a conversion on physical channel 1 and SDO falls to indicate that the conversion is complete. The user now has three options. The user can acquire the conversion and remain in this mode, acquire the conversion and exit this mode, or ignore the conversion and wait for a new conversion at the next update interval, as detailed in the continuous conversion section.

Example 3: Calibration using Setup 4. This example assumes that the OGS bit in the Configuration Register is set to ‘0’. The command issued is ‘10011001’. This instructs the converter to perform a self offset calibration referencing Setup 4 (CSRP2 - CSRP0 = ‘011’). In this exa mple, Setup 4 points to physical channel 2. After the command is received and decoded, the ADC performs a self offset calibration on physical channel 2 and SDO falls to indicate that the calibration is complete. To perform additional calibrations, more commands must be issued.

Note: The CSRs need not be written. If they are not

DS289PP5 37

CS5531/32/33/34

initialized, all the Setups point to their default settings irrespective of the conversion or calibration mode (i. e conv ers ions can be performed, buto nly physical channel 1 willbe converted). Further note that filter convolutions are reset (i.e. flushed) if consecutive conversions are performed on two different physical channel s. If consecutive conversions are performed on the same physical channel, the filter is not reset. This allows the ADCs to more quickly settle full scale step inputs.

2.7. Using Multiple ADCs Synchronously

Some applications require synchronous data outputs from multiple ADCs converting different analog channels. Multiple CS5531/32/33/34 parts can be synchronized in a single system by using the following guidelines:

1) All of the ADCs in the system must be operated from the same oscillator source.

2) All of the ADCs in the system must share common SCLK and SDI lines.

3) A software reset must be performed at the same time for all of the ADCs after system power-up (by selecting all of the ADCs using their respective CS pins, and writing the reset sequence to all parts, using SDI and SCLK).

4) A start conversion command must be sent to all oftheADCsinthesystematthesametime.The± 8 clock cycles of ambiguity for the first conversion (or for a single conversion) will be the same for all ADCs, provided that they were all reset at the same time.

5) Conversions can be obtained by monitoring SDO on only one ADC, (bring CS one part) and reading the data out of each part individually, before the next conversion data words are ready.

An example of a synchronous system using two CS5532 parts is shown in Figure 15.

high for all but

CS5532

SDO

SDI

SCLK

OSC2

CS5532

SDO

SDI

SCLK

OSC2

Figure 15. Synchroni zing Multiple ADCs

CLOCK

SOURCE

2.8. Conversion Output Coding

The CS5531/32/33/34 output 16-bit (CS5531/33) and 24-bit (CS5532/34) data conversion words. To read a conversion word the user must read the conversion data register. The conversion data register is 32 bits long and outputs the conversions MSB first. The last byte of the conversion data register contains data monitoring flags. The channel indicator (CI) bits keep track of which physical channel was converted and the overrange flag (OF) monitors to determine if a valid conversion was performed. Refer to the Conversion Data Output Descriptions section for more details.

The CS5531/32/33/34 output data conversions in binary format when operating in unipolar mode and in two's complement when operating in bipolar mode. Tables 4 and 5 show the code mapping for both unipolar and bipolar mode. VFS in the tables refers to the positive full-scale voltage range of the converter in the specified gain range, and -VFS refers to the negative full-scale voltage range of the converter. The total differential input range (between AIN+ and AIN-) is from 0 to VFS in unipolar mode, and from -VFS to VFS in bipolar mode.

38 DS289PP5

CS5531/32/33/34

Unipolar Input

Voltage

>(VFS-1.5 LSB) FFFF >(VFS-1.5 LSB) 7FFF

VFS-1.5 LSB FFFF

VFS/2-0.5 LSB 8000

+0.5 LSB 0001

<(+0.5 LSB) 0000 <(-VFS+0.5 LSB) 8000

Offset

Binary

------

FFFE

------

7FFF

------

0000

Bipolar Input

Voltage

VFS-1.5 LSB

-0.5 LSB

-VFS+0.5LSB

Two's

Complement

7FFF

------

7FFE

0000

------

FFFF

8001

------

8000

Table 4. Output Coding for 16-bit CS5531 and CS5533

UnipolarInput

Voltage

>(VFS-1.5 LSB) FFFFFF >(VFS-1.5 LSB) 7FFFFF

VFS-1.5 LSB FFFFFF

VFS/2-0.5 LSB 800000

+0.5 LSB 000001

<(+0.5 LSB) 000000 <(-VFS+0.5 LSB) 800000

Ta ble 5. Output Coding for 24-bit CS5532 and CS5534

Offset

Binary

------

FFFFFE

------

7FFFFF

------

000000

Bipolar Input

Voltage

VFS-1.5 LSB

-0.5 LSB

-VFS+0.5LSB

Two's

Complement

7FFFFF

------

7FFFFE

000000

------

FFFFFF

800001

------

800000

2.8.1. Conversion Data Output Descriptions

CS5531/33 (16-BIT CO NV ERSIONS)

D31(MSB) D30 D29 D28 D27 D26 D25 D24 D23 D22 D21 D20 D 19 D18 D17 D16

MSB1413121110987654321LSB

D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

0 00000 0000000OFCI1CI0

CS5532/34 (24-BIT CO NV ERSIONS)

D31(MSB) D30 D29 D28 D27 D26 D25 D24 D23 D22 D21 D20 D 19 D18 D17 D16

MSB 2221201918 1716151413121110 9 8

D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

7 65432 1LSB00000OFCI1CI0

Conversion Data Bits [31:16 for CS5531/33; 31:8 for CS5532/34]

These bits depict the latest output conversion.

NU (Not Used) [15:3 for CS5531/33; 7:3 for CS5532/34]

These bits are m asked logic zero.

OF (Over-range Flag Bit) [2]

0 Bit is clear when over-range condition has not occurred. 1 Bitis set when input signal is more positive than the positive full scale, more negative than zero (unipolar

mode) or when the input is more negative than the negative full scale (bipolar mode).

CI (Ch annel Indicator Bits) [1:0]

These bits indicate which physical input channel was converted. 00 Physical Channel 1 01 Physical Channel 2 10 Physical Channel 3 11 Physical Channel 4

DS289PP5 39

CS5531/32/33/34

2.9. Digital Filter

The CS5531/32/33/34 have linear phase digital filters which are programmed to achieve a range of output wordrates (OWRs) as stated in theChannel- SetupRegister Descriptions section. The ADCs use aSinc5digital filter to output word rates at 3200 Sps and 3840 Sps (MCLK = 4.9152 MHz). Other output word rates are achieved by using t he Sinc filter followed by a Sinc3filter with a programmable decimation rate.Figure 16 shows the magnitude response of the 60 Sps filter, while Figures 17 and 18 show the magnitude and phase response of the filter at 120 Sps. The Sinc3is active for all output

-40

-80

Gain (dB)

-120

word rates except for the 3200 Sps and 3840 Sps (MCLK = 4.9152 MHz) rate. The Z-transforms of the two filters are shown in Figure 19. For the Sinc filter, “D” is the programmable decimation ratio, which is equal to 3840/OWR when FRS = 0 and 3200/OWR when FRS = 1.

The converter’s digital filters scale with MCLK.

For example, with an output word rate of 120 Sps, the filter’s corner frequency is at 31 Hz. If MCLK is increased to 5.0 MHz, the OWR increases by

1.0175 percent and the filter’s corner frequency moves to 31.54 Hz. Note that the converter is not specified to run at MCLKclock frequencies greater than 5 MHz.

180

0 60 120 180 240 300

Frequency (Hz)

Figure 16. Digital Filter Response (Word Rate = 60 Sps)

Flatness

Frequency dB

-40

-80

Gain (dB)

-120

2 -0.01 4 -0.05 6 -0.11

8 -0.19 10 -0.30 12 -0.43 14 -0.59 16 -0.77 19 -1.09 32 -3.13

04080120

Frequency (Hz)

Figure 17. 120 Sps Filter Magnitude Plot to 120 Hz

-90

Phase (Degrees)

-180 0

Frequency (Hz)

60 90 120

Figure 18. 120 Sps Filter Phase Plot to 120 Hz

Sinc

1 z

–()

-------------------------1 z

–()

1 zD––()

------------------------ -=

1 z1––()

80– 16–

5 5

1 z

--------------------------

16–

–()

1 z4––()

-----------------------

4–

1 z

–()

1 z2––()

Note: See the text regarding the Sinc

decimation ratio “D”.

Figure 19. Z-Transforms of Digital Filters

2–

1 z

–()

-----------------------

×××=

1 z1––()

filter’s

3 3

40 DS289PP5

CS5531/32/33/34

2.10. Clock Generator

The CS5531/32/33/34 include an on-chip inverting amplifier which can be connected with an external crystalto provide the master clock for the chip. Figure 20 illustrates the on-chip oscillator. It includes loading capacitors and a feedback resistor to form a Pierce oscillator configuration. The chips are designed to operateusinga 4.9152 MHz crystal;however, other crystals with frequencies between 1 MHz to 5 MHz can be used. One lead of the crystal should be connected to OSC1 and the other to OSC2. Lead lengths should be minimized to reduce straycapacitance. Note that while using the on-chip oscillator, neither OSC1 or OSC2 is capable of directly driving any off chip logic. When the on-chip oscillator is used, the voltage on OSC2 is typically 1/2 V peak-to-peak. This signal is not compatible with external logic unless additional external circuitry is added. The OSC2 output should be used if the on-chip oscillator output is used to drive other circuitry.

The designer can use an external CMOS compatible oscillator to drive OSC2 with a 1 MHz to 5 MHz clock for the ADC. The external clock into OSC2 must overdrive the 60 microampere output of the on-chip amplifier. This will not harm the onchip circuitry. In this sche me, OSC1 should be left unconnected.

2.11. Power Supply Arrangements

The CS5531/32/33/34 are designed to operate from single or dual analog supplies and a single digital supply. The following power supply connections are possible:

VA+ = +5 V; VA- = 0 V; VD+ = +3 V to +5 V VA+=+2.5V;VA-=-2.5V;VD+=+3Vto+5V VA+ = +3 V; VA- = -3 V; VD+ = +3 V A VA+ supply of +2.5 V, +3.0 V, or +5.0 V should

be maintained at ±5% tolerance. A VA- supply of

-2.5 V or -3.0 V should be maintained at ±5% tolerance. VD+ can extend from +2.7 V to +5.5 V with the additional restriction that [(VD+) - (VA-) <7.5V].

Figure 21 illustrates the CS5532 connected with a single +5.0 V supply to measure differential inputs relative to a common mode of 2.5 V. Figure 22 illustrates theCS5532connectedwith ±2.5 V bipolar analog supplies and a +3 V to +5 V digital supply to measure ground referenced bipolar signals. Figures 23 and 24 illustrate the CS5532 connected with±3 V analog supplies and a +3 Vdigital supply to measure ground referenced bipolar signals.

Figure 25 illustrates alternate bridge configurations which can be measured with the converter. Voltage V1 can be measured with the PGIA gain set to 1x as the input amplifier on this gain setting can go rail-to-rail. Voltage V2 should be measured with the PGIA gain set at 2x or higher as the instrumentation amplifier used on these gain ranges achieves lower noise.

1 MΩ

~~60 µA

20 pF 20 pF

OSC1 OSC2

Figure 20. On-chip Oscillator Model

DS289PP5 41

-V MCLK

+5 V Analog Supply

CS5531/32/33/34

Ω

0.1 µF 0.1 µF 515

VA+

VREF+

VREF-

20 19

4 1

7 8

AIN1+ AIN1AIN2+ AIN2A0 A1

22 nF

CS5532

VD+

OSC2

OSC1

SCLK

DGNDVA -

SDI

SDO

166

14 13

12 11

Optional

Clock

Source

4.9152 MHz

Serial

Data

Interface

Figure 21. CS5532 Configured with a Single +5 V Supply

42 DS289PP5

CS5531/32/33/34

+2.5 V Analog Supply

-2.5 V Analog Supply

0.1 µF 0.1 µF 515

VD+

OSC2

OSC1

CS5532

SDI

SDO

SCLK

DGNDVA -

166

22 nF

18 17

20 19

4 1

7 8

VA+ VREF+ VREF-

AIN1+ AIN1AIN2+ AIN2A0 A1

Figure 22. CS5532 Configured with ±2.5 V Analog Supplies

14 13

12 11

+3 V ~ +5 V

Digital

Supply

Optional

Clock

Source

4.9152 MHz

Serial

Data

Interface

Ω

+3 V Analog Supply

-3 V Analog Supply

0.1 µF 0.1 µF

18 17

20 19

7 8

22 nF

515

VA+ VREF+ VREF-

AIN1+ AIN1AIN2+ AIN2A0 A1

VD+

CS5532

DGNDVA -

OSC2

OSC1

SCLK

Figure 23. CS5532 Configured with ±3 V Analog Supplies

SDI

SDO

166

14 13

12 11

Optional

Clock

Source

4.9152 MHz

Serial

Data

Interface

DS289PP5 43

+3 V Analog Supply

CS5531/32/33/34

Ω

0.1 µF 0.1 µF 515

VA+

AIN1+

AIN1C1

VD+

OSC2

OSC1

Optional

Clock

Source

4.9152 MHz

C2 VREF+

VREFAIN2+

AIN2A0 A1

CS5532

SCLK

DGNDVA -

SDI

SDO

166

14 13

12 11

-3 V

2.5V

Cold

Junction

22 nF

20 19

7 8

Analog Supply

Figure 24. CS5532 C onfigured for Thermocouple Measurement

V+

Serial

Data

Interface

(a)

(b)

Figure 25. Bridgewith Series Resistors

44 DS289PP5

CS5531/32/33/34

2.12. Getting Started

This A/D converter has several features. From a software programmer’s prospective, what should be done first? To begin, a 4.9152 MHz or 4.096 MHz crystal takes approximately 20 ms to start. To accommodate for this, it is recommended that a software delay of approximately 20 ms start the processor’s ADC initialization code. Next, since the CS5531/32/33/34 do not provide a power-onreset function,the usermust first initialize the ADC to a known state. This is accomplished by resetting the ADC’s serial port withthe Serial Port Initialization sequence. This sequence resets the serial port to the command mode and is accomplished by transmitting 15 SYNC1 command bytes (0xFF hexadecimal), followed by one SYNC0 command (0xFE hexadecimal). Once the serial port of the ADC is in the command mode, the user must reset all the internal logic by performing a system reset sequence (see 2.3.2 System Reset Sequence). The next action is to initialize the voltage reference mode. The voltage referenceselect (VRS) bit in the configuration register must be set based upon the magnitude of the reference voltage between the VREF+ and the VREF- pins.

tions; or 3) upload previously saved calibration results to the offset and gain registers. At this point, the ADC is ready to perform conversions.

2.13. PCB Layout

For optimal performance, the CS5531/32/33/34 should be placed entirely over an analog ground plane. All grounded pins on the ADC,including the DGND pin, should be connected to the analog ground plane that runs beneath the chip. In a splitplane system, place the analog-digital plane split immediately adjacent to the digital portion of the chip.

Note: See the CDB5531/32/33/34 data sheet for

suggested layout details and Applications Note 18 for more detailed layout guidelines. Before layout, please call for our Free Schematic Review Service.

Afterthis, thechannel-setupregisters(CSRs)should be initialized, as these registers determine how calibrations and conversions will be performed. Once the CSRs are initialized, the user has three options in calibrating the ADC: 1) don’t calibrate and use the default settings; 2) perform self or system calib ra -

DS289PP5 45

3. PIN DESCRIPTIONS

CS5531/32/33/34

DIFFERENTIAL ANALOG INPUT

AIN1+

AIN1-

AMPLIFIER CAPACITOR CONNECT AMPLIFIER CAPACITOR CONNECT

POSITIVE ANALOG POWER

NEGATIVE ANALOG POWER

LOGIC OUTPUT (ANALOG)/GUARD

LOGICOUTPUT (ANALOG)

MASTER CLOCK MASTER CLOCK

DIFFERENTIAL ANALOG INPUT DIFFERENTIAL ANALOG INPUT DIFFERENTIAL ANALOG INPUT

DIFFERENTIAL ANALOG INPUT

OSC2

OSC1

AIN1+

AIN1-

AIN4+

AIN4-

AMPLIFIER CAPACITOR CONNECT AMPLIFIER CAPACITOR CONNECT

POSITIVE ANALOG POWER

VA+

NEGATIVE ANALOG POWER

LOGIC OUTPUT (ANALOG)/GUARD

LOGIC OUTPUT (ANALOG)

MASTER CLOCK MASTER CLOCK

OSC2 OSC1

CS5531/2

VA+

VA-

813

10 11

CS5533/4

817

VA-

12 13

AIN2+

AIN2VREF+

VREF-

DGND VD+ CS SDI SDO SCLK

AIN2+ AIN2-

AIN3+ AIN3-

VREF+

VREFDGND

VD+

CS SDI

SDO SCLK

DIFFERENTIAL ANALOG INPUT DIFFERENTIAL ANALOG INPUT

VOLTAGE REFERENCE INPUT VOLTAGE REFERENCE INPUT

DIGITAL GROUND POSITIVE DIGITAL POWER

CHIP SELECT SERIAL DATA INPUT

SERIAL DATA OUT SERIAL CLOCK INPUT

DIFFERENTIAL ANALOG INPUT DIFFERENTIAL ANALOG INPUT

DIFFERENTIAL ANALOG INPUT VOLTAGE REFERENCE INPUT VOLTAGE REFERENCE INPUT DIGITAL GROUND POSITIVE DIGITAL POWER

CHIP SELECT SERIAL DATA INPUT

SERIAL DATA OUT SERIAL CLOCK INPUT

Clock Generator

OSC1; OSC2 - Master Clock.

An inverting amplifier inside the chip is connected between these pins and can be used with a crystal to p rov ide th e ma ster clock for the dev ice . Alte rn ativ ely, an external (CMOS compatible) clock (powered relative to VD+) can be supplied into the OSC2 pin to provide the master clock for the device.

Control Pins and Serial Data I/O

CS - Chip Select.

When active low, the port will recognize SCLK. When high the SDO pin will output a high impedance state. CS

46 DS289PP5

should be changed when SCLK = 0.

SDI - Serial Data Input.

SDI is the input pin of the serial input port. Data will be input at a rate determined by SCLK.

SDO - Serial Data Output.

CS5531/32/33/34

SDO is the serial data output. It will output a high impedance state if CS

SCLK - Serial Clock Input.

A clock signal on this pin determines the input/output rate of the data for the SDI/SDO pins respectively. This input is a Schmitt trigger to allow for slow rise time signals. The SCLK pin will recognize clocks only when CS is low.

A0 - Logic Output (Analog)/Guard, A1 - Logic Output (Analog).

The logic states of A1-A0 mimic the OL1-OL0 bits in the selected Setup, or the A1-A0 bits in the Configuration Register, depending on the state of the OLS bit in the Configuration Register. Logic Output 0 = VA-, and Logic Output 1 = VA+. Alternately, A0 can be used as a guard drive for the instrumentation amplifier with proper setting of the GB bit in the Configuration Register.

Measurement and Reference Inputs

AIN1+, AIN1-, AIN2+, AIN2- AIN3+, AIN3-, AIN4+, AIN4- - Differential Analog Input.

Differential input pins into the device.

VREF+, VREF- - Voltage Reference Input.

=1.

Fully differential inputs which establish the voltage reference for the on-chip modulator.

C1, C2 - Amplifier Capacitor Inputs.

Connections for the instrumentation amplifier’s capacitor.

Power Supply Connections

VA+ - Positive Analog Power.

Positive analog supply voltage.

VD+ - Positive Digital Power.

Positive digital supply voltage (nominally +3.0 V or +5 V).

VA- - Negative Analog Power.

Negative analog supply voltage.

DGND - Digital Ground.

Digital Ground.

DS289PP5 47

4. SPECIFICATION DEFINITIONS

Linearity Error

The deviation of a code from a straight line which connects the two endpoints of the ADC transfer function. One endpoint is located 1/2 LSB below the first code transition and the other endpoint is located 1/2 LSB beyond the code transition to all ones. Units in percent of fullscale.

Differential Nonlinearity

The deviation of a code's width from the ideal width. Units in LSBs.

Full Scale Error

The deviation of the last code transition from the ideal [{(VREF+) - (VREF-)} - 3/2 LSB]. Units are in LSBs.

Unipolar Offset

The deviation of the first code transition from the ideal (1/2 LSB above the voltage on the AIN- pin.). When in unipolar mode (U/B

CS5531/32/33/34

bit = 1). Units are in LSBs.

Bipolar Offset

The deviation of the mid-scale transition (111...111 to 000...000) from the ideal (1/2 LSB below the voltage on the AIN- pin). When in bipolar mode (U/B

bit = 0). Units are in LSBs.

5. ORDERING GUIDE

Model Number Bits Channels Linearity Error (Max) Temperature Range Package

CS5531-AS 16 2 CS5533-AS 16 4 CS5532-AS 24 2 CS5532-BS 24 2 CS5534-AS 24 4 CS5534-BS 24 4

±0.003% -40°Cto+85°C 20-pin 0.2" Plastic SSOP ±0.003% -40°Cto+85°C 24-pin 0.2" Plastic SSOP ±0.003% -40°Cto+85°C 20-pin 0.2" Plastic SSOP

±0.0015% -40°Cto+85°C 20-pin 0.2" Plastic SSOP

±0.003% -40°Cto+85°C 24-pin 0.2" Plastic SSOP

±0.0015% -40°Cto+85°C 24-pin 0.2" Plastic SSOP

48 DS289PP5

6. PACKAGE DRAWINGS

20 PIN SSOP PACKAGE DRAWING

CS5531/32/33/34

∝

SIDE VIEW

TOP VIEW

INCHES MILLIMETERS

DIM MIN MAX MIN MAX

A -- 0.084 -- 2. 13 A1 0.002 0.010 0.05 0.25 A2 0.064 0.074 1.62 1.88

b 0.009 0.015 0.22 0.38 2,3

D 0.272 0.295 6.90 7.50 1

E 0.291 0.323 7.40 8.20 E1 0.197 0.220 5.00 5.60 1

e 0.024 0.027 0.61 0.69

L 0.025 0.040 0.63 1.03

∝

0° 8° 0° 8°

Notes: 1. “D” and “E1” are reference datums and do not included mold flash or protrusions, but do include mold

mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per side.

2. Dimension “b” does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be

0.13 mm tot al in excess of “b” dimension at maximum material condition . Dambar intrusion sha ll not reduce dimension “b” by more than 0.07 mm at least material condition.

3. These dimensions apply to the flat section of t he lead between 0.10 and 0.25 mm from lead tips.

SEATING

PLANE

END VIEW

NOTE

DS289PP5 49

CS5531/32/33/34

24 PIN SSOP PACKAGE DRAWING

TOP VIEW

∝

SIDE VIEW

INCHES MILLIMETERS

DIM MIN MAX MIN MAX

A -- 0.084 -- 2. 13 A1 0.002 0.010 0.05 0.25 A2 0.064 0.074 1.62 1.88

b 0.009 0.015 0.22 0.38 2,3

D 0.311 0.335 7.90 8.50 1

E 0.291 0.323 7.40 8.20 E1 0.197 0.220 5.00 5.60 1

e 0.024 0.027 0.61 0.69 L 0.025 0.040 0.63 1.03

∝

0° 8° 0° 8°

SEATING

PLANE

END VIEW

NOTE

Notes: 1. “D” and “E1” are reference datums and do not included mold flash or protrusions, but do include mold

mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per side.

2. Dimension “b” does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be

0.13 mm tot al in excess of “b” dimension at maximum material condition . Dambar intrusion sha ll not reduce dimension “b” by more than 0.07 mm at least material condition.

3. These dimensions apply to the flat section of t he lead between 0.10 and 0.25 mm from lead tips.

50 DS289PP5

• Notes •

Datasheet CS5534-BS, CS5534-AS, CS5533-AS, CS5532-BS, CS5532-AS Datasheet (Cirrus Logic)

Specifications and Main Features

Frequently Asked Questions

User Manual

Features

General Description

TABLE OF CONTENTS

LIST OF FIGURES

LIST OF TABLES

1. CHARACTERISTICS AND SPECIFICATIONS

2. GENERAL DESCRIPTION

2.1. Analog Input

2.1.2. Multiplexed Settling Limitations

2.1.3. Voltage Noise Density Performance

2.1.1. Analog Input Span

2.1.4. No Offset DAC

2.2. Overview of ADC Register Structure and Operating Modes

2.2.1. System Initialization

2.2.4. Serial Port Interface

2.2.5. Reading/Writing On-Chip Registers

2.3.1. Power Consumption

2.3.2. System Reset Sequence

2.3. Configuration Register

2.3.3. Input Short

2.3.4. Guard Signal

2.3.6. Output Latch Pins

2.3.5. Voltage Reference Select

2.3.7. Offset and Gain Select

2.3.8. Filter Rate Select

2.4. Setting up the CSRs for a Measurement

2.5. Calibration

2.5.1. Calibration Registers

2.5.4. Performing Calibrations

2.5.5. Self Calibration

2.5.6. System Calibration

2.5.7. Calibration Tips

2.5.8. Limitations in Calibration Range

2.6. Performing Conversions

2.6.1. Single Conversion Mode

2.6.2. Continuous Conversion Mode

2.6.3. Examples of Using CSRs to Perform Conversions and Calibrations

2.7. Using Multiple ADCs Synchronously

2.8. Conversion Output Coding

2.9. Digital Filter

2.10. Clock Generator

2.11. Power Supply Arrangements

2.12. Getting Started

2.13. PCB Layout

4. SPECIFICATION DEFINITIONS

5. ORDERING GUIDE

6. PACKAGE DRAWINGS