Circuit Note
Circuit Designs Using Analog Devices Products
Apply these product pairings quickly and with confidence.
For more information and/or support call 1-800-AnalogD
(1-800-262-5643) or visit www.analog.com/CN0259.
Devices Connected/Referenced
AD6657A Quad IF Receiver, 200 MSPS Sampling Rate
ADL5565
6.0 GHz Ultrahigh Dynamic Range
Differential Amplifier
High Performance 65 MHz Bandwidth Quad IF Receiver with Antialiasing Filter
and 184.32 MSPS Sampling Rate
EVALUATION AND DESIGN SUPPORT
Design and Integration Files
Schematics, Layout Files, Bill of Materials
CIRCUIT FUNCTION AND BENEFITS
The circuit, shown in Figure 1, is a 65 MHz bandwidth receiver
front end based on the ADL5565 ultrahigh dynamic range
differential amplifier driver and the 11-bit, 200 MSPS
AD6657A quad IF receiver.
The fourth-order Butterworth antialiasing filter is optimized based
on the performance and interface requirements of the amplifier
and IF receiver. The total insertion loss due the filter network
and other resistive components is only 2.0 dB. The overall circuit
has a bandwidth of 65 MHz, with the low-pass filter having a
1 dB bandwidth of 190 MHz and a 3 dB bandwidth of 210 MHz.
The pass-band flatness is 1 dB.
The circuit is optimized to process a 65 MHz bandwidth IF signal
centered at 140 MHz with a sampling rate of 184.32 MSPS. The
SNR and SFDR measured with a 140 MHz analog input across
the 65 MHz band are 70.1 dBFS and 80.9 dBc, respectively.
2.0dB LOSS
CN-0259
0.1dB LO SS
ANALOG
INPUT
+4.9dBm
AT 10MHz
INPUT
Z = 50Ω
OVERALL GAIN = 3.9dB
ECT 1-1-13M
XFMR
1:1 Z
40Ω
40Ω
0.1µF
Z
= 200Ω
I
0.1µF
6dB GAIN
+3.3V
VIP2
VIP1
VIN1
VIN2
5Ω
ADL5565
G= 6dB
5Ω
1.875dB LO SS 0.125dB LO SS
FILTER
R
A
20Ω
R
20Ω
0.1µF
A
0.1µF
72nH
72nH
110nH
7.5pF
110nH
209Ω50Ω249Ω
0.1µF
110Ω
R
TADC
110Ω
R
TADC
R
15Ω
R
15Ω
KB
1.5pF
KB
R
ADC
2.4kΩ
FS 1.75V p-p DIFF
VCM
2.2pF
INTERNAL
INPUT Z
+1.8V
AD6657A
11-BIT
200MSPS
IF RECEIVER
10443-001
Figure 1. Single Channel of Quad IF Receiver Front End (Simplified Schematic: All Connections and Decoupling Not Shown)
Gains, Losses, and Signal Levels Measured Values at 10 MHz
Rev. A
Circuits from the Lab™ circuits from Analog Devices have been designed and built by Analog Devices
engineers. Standard engineering practices have been employed in the design and construction of
each circuit, and their function and performance have been tested and verified in a lab environment at
room temperature. However, you are solely responsible for testing the circuit and determining its
suitability and applicability for your use and application. Accordingly, in no event shall Analog Devices
be liable for direct, indirect, special, incidental, consequential or punitive damages due to any cause
whatsoever connected to the use of any Circuits from the Lab circuits. (Continued on last page)
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2012 Analog Devices, Inc. All rights reserved.
CN-0259 Circuit Note
H
H
H
H
CIRCUIT DESCRIPTION
The circuit shown in Figure 1 accepts a single-ended input
and converts it to differential using a wide bandwidth (3 GHz)
M/A-COM ECT1-1-13M 1:1 transformer. The ADL5565 6.0 GHz
differential amplifier has a differential input impedance of 200 Ω
when operating at a gain of 6 dB, 100 Ω when operating at a
gain of 12 dB, and 67 Ω when operating at a gain of 15.5 dB.
The ADL5565 is an ideal driver for the AD6657A, and the fully
differential architecture through the low-pass filter and into the
ADC provides good high frequency common-mode rejection,
as well as minimizes second-order distortion products. The
ADL5565 provides a gain of 6 dB, 12 dB, or 15.5 dB depending
on the input connection. In the circuit, a gain of 6 dB was used
to compensate for the insertion loss of the filter network and
the transformer (approximately 2.1 dB), providing an overall
signal gain of 4.0 dB. The gain also helps minimize noise
impacts from the amplifier.
The AD6657A is a quad IF receiver where each ADC output is
connected internally to a digital noise shaping requantizer (NSR)
block. The integrated NSR circuitry allows for improved SNR
performance in a smaller frequency band within the Nyquist
bandwidth.
The NSR block can be programmed to provide a bandwidth of
either 22%, 33%, or 36% of the sampling rate. For the data taken
in this circuit note, the sampling rate was 184.32 MSPS, and the
following NSR settings applied:
• NSR bandwidth = 36%
• Tuning word (TW) = 12
• Left band edge = 11.06 MHz (input = 173.26 MHz)
• Center frequency = 44.24 MHz (input = 140.08 MHz)
• Right band edge = 77.41 MHz (input = 106.91 MHz)
Details of the operation of the NSR blocks can be found in the
AD6657A data sheet.
The antialiasing filter is a fourth-order Butterworth low-pass
filter designed with a standard filter design program (Agilent ADS
in this case). A Butterworth filter was chosen because of its flat
response. A fourth-order filter yields an ac noise bandwidth
ratio of 1.03. Other filter design programs are available from
Nuhertz Technologies or Quite Universal Circuit Simulator
(Qucs) Simulation.
To achieve best performance, load the ADL5565 with a net
differential load of at least 200 Ω. The 20 Ω series resistors
isolate the filter capacitance from the amplifier output and,
when added with the downstream impedance, yields a net load
impedance of 249 Ω.
The 15 Ω resistors in series with the ADC inputs isolate internal
switching transients from the filter and the amplifier. The 110 Ω
resistors in parallel with the ADC serve to reduce the input
impedance of the ADC for more predictable performance.
The differential input impedance of the AD6657A is
approximately 2.4 kΩ in parallel with 2.2 pF. The real and
imaginary components are a function of input frequency for
this type of switched capacitor input ADC; the analysis can be
found in Application Note AN-742.
The fourth-order Butterworth filter was designed with a source
impedance of 50 Ω, a load impedance of 209 Ω, and a 3 dB
bandwidth of 190 MHz. The final circuit values for the filter are
shown in Figure 3. The values generated from the filter program
are shown in Figure 2. The values chosen for the filter passive
components were the closest standard values to those generated
by the program. The internal 2.2 pF capacitance of the ADC was
utilized as the final shunt capacitance in the filter design. A small
amount of additional shunt capacitance (1.5 pF) was added into
the final shunt capacitance at the ADC inputs to help reduce kick
back charge currents from the ADC input sampling network
and to optimize the filter performance.
As seen with this design, obtaining the optimal performance
can sometimes be an iterative process. The filter program design
values were quite close to the final values, but due to some board
parasitics, the final values of the filter were slightly different.
Figure 3 shows the final design values for the filter.
110n
25Ω
110nH
25Ω
Figure 2. Filter Program Initial Design for Fourth-Order Differential
Butterworth Filter with Z
25Ω
25Ω
Figure 3. Final Design Values for Fourth-Order Differential Butterworth Filter
72n
72nH
with Z
= 50 Ω, ZL = 209 Ω, FC = 190 MHz
S
82n
6.0pF 2.2pF
82nH
= 50 Ω, ZL = 209 Ω, FC = 190 MHz
S
110n
7.5pF 3.7pF
110nH
209Ω
209Ω
10443-002
10443-003
The measured performance of the system is summarized in
Tabl e 1 , where the 3 dB bandwidth is 210 MHz. The total
insertion loss of the network is approximately 2 dB. The
bandwidth response of the final filter circuit is shown in
Figure 4, and the SNR, SFDR performance in Figure 5.
Rev. A | Page 2 of 5
Circuit Note CN-0259
Table 1. Measured Performance of the Circuit
Performance Specifications at 1.75 V p-p FS Final Results
Cutoff Frequency (−1 dB) 190 MHz
Cutoff Frequency (−3 dB) 210 MHz
Pass-Band Flatness (10 MHz to 190 MHz) 1 dB
SNRFS at 140 MHz 70.1 dBFS
SFDR at 140 MHz 80.9 dBc
H2/H3 at 140 MHz 97.7 dBc/80.9 dBc
Overall Gain at 10 MHz 3.9dB
Input Drive at 10 MHz 4.9 dBm
0
–5
–10
–15
–20
–25
MAGNITUDE (dBFS)
–30
–35
–40
10 100 1000
ANALOG INPUT FREQUENCY (MHz)
Figure 4. Pass-Band Flatness Performance vs. Input Frequency
85
SFDR (dBC)
SNR (dBFS)
117. 5
122.5
127.5
132.5
137.5
142.5
ANALOG I NPUT FREQUENCY (MHz )
147.5
152.5
157.5
162.5
167.5
172.5
SNR (dBFS) AND SFDR (dBc)
80
75
70
65
112. 5
107.5
Figure 5. SNR/SFDR Performance vs. Input Frequency
Rev. A | Page 3 of 5
10443-004
10443-005
Filter and Interface Design Procedure
In this section, a general approach to the design of the
amplifier/ADC interface with filter is presented. To achieve
optimum performance (bandwidth, SNR, SFDR, etc.), there are
certain design constraints placed on the general circuit by the
amplifier and the ADC, such as:
1. The amplifier should see the correct dc load recommended
by the data sheet for optimum performance.
2. The correct amount of series resistance must be used
between the amplifier and the load presented by the filter.
This is to prevent undesired peaking in the pass band.
3. The input to the ADC should be reduced by an external
parallel resistor, and the correct series resistance should be
used to isolate the ADC from the filter. This series resistor
also reduces peaking.
This design approach will tend to minimize the insertion loss of
the filter by taking advantage of the relatively high input impedance
of most high speed ADCs and the relatively low impedance of
the driving source.
Details of the design procedure can be found in the CN-0227
Circuit Note and the CN-0238 Circuit Note.
Circuit Optimization Techniques and Trade-Offs
The parameters in this interface circuit are very interactive;
therefore, it is almost impossible to optimize the circuit for all
key specifications (bandwidth, bandwidth flatness, SNR, SFDR,
gain, etc.). However, the peaking, which often occurs in the
bandwidth response, can be minimized by varying R
Select the series resistor on the ADC inputs (R
and RKB.
A
) to minimize
KB
distortion caused by any residual charge injection from the
internal sampling capacitor within the ADC. Increasing this
resistor also tends to reduce bandwidth peaking.
However, increasing R
increases signal attenuation, and the
KB
amplifier must drive a larger signal to fill the ADC input range.
Another method for optimizing the pass-band flatness is to vary
the filter shunt capacitor by a small amount.
The ADC input termination resistor (2R
) should normally
TAD C
be selected to make the net ADC input impedance between
200 Ω and 400 Ω. Making it lower reduces the effect of the
ADC input capacitance and may stabilize the filter design, but
increases the insertion loss of the circuit. Increasing the value
will also reduce peaking.
Balancing these trade-offs can be somewhat difficult. In this
design, each parameter was given equal weight; therefore, the
values chosen are representative of the interface performance
for all the design characteristics. In some designs, different
values may be chosen to optimize SFDR, SNR, or input drive
level, depending on system requirements.
CN-0259 Circuit Note
The SFDR performance in this design is determined by two
factors: the amplifier and the ADC interface component values,
as shown in Figure 1. The final SFDR performance numbers
shown in Tab l e 1 and Figure 5 were obtained after optimizing
the filter design to account for the board parasitics and nonideal
components used in the filter design.
Another trade-off that can be made in this particular design is
the ADC full-scale setting. The full-scale ADC differential input
voltage was set for 1.75 V p-p for the data obtained with this design,
which optimizes SFDR. Changing the full-scale input range to
2.0 V p-p yields a small improvement in SNR, but slightly degrades
the SFDR performance. Changing the full-scale input range in
the opposite direction to 1.5 V p-p yields a small improvement
in SFDR but slightly degrades the SNR performance.
Note that the signal in this design is ac coupled with the 0.1 μF
capacitors to block the common-mode voltages between the
amplifier, its termination resistors, and the ADC inputs. Refer
to the AD6657A data sheet for further details regarding
common-mode voltages.
Passive Component and PC Board Parasitic Considerations
The performance of this or any high speed circuit is highly
dependent on proper PCB layout. This includes, but is not limited
to, power supply bypassing, controlled impedance lines (where
required), component placement, signal routing, and power and
ground planes. See the MT-031 and MT-101 tutorials for more
detailed information regarding PCB layout for high speed ADCs
and amplifiers.
Use low parasitic surface-mount capacitors, inductors, and
resistors for the passive components in the filter. The inductors
chosen are from the Coilcraft 0603CS series. The surface-mount
capacitors used in the filter are 5%, C0G, 0402-type for stability
and accuracy.
See the CN-0259 Design Support Package (www.analog.com/
CN0259-DesignSupport) for complete documentation on the
system.
COMMON VARIATIONS
For applications that require less bandwidth and lower power,
the ADL5562 differential amplifier can be used. The ADL5562
has a bandwidth of 3.3 GHz. For even lower power and bandwidth,
the ADA4950-1 could also be used. This device has a 1 GHz
bandwidth and only uses 10 mA of current.
CIRCUIT EVALUATION AND TEST
This circuit uses the EVAL-CN0259-HSCZ circuit board and
the HSC-ADC-EVALCZ FPGA-based data capture board. The
two boards have mating high speed connectors, allowing for the
quick setup and evaluation of the circuit's performance. The
EVAL-CN0259-HSCZ board contains the circuit evaluated as
described in this note, and the HSC-ADC-EVALCZ data capture
board is used in conjunction with Visual Analog evaluation
software, as well as the SPI Controller software to properly
control the ADC and capture the data. See the CN0259 Design
Support package for the schematic, BOM, and layout files for
the EVAL-CN0259-HSCZ board. Application Note AN-835
contains complete details on how to set up the hardware and
software to run the tests described in this circuit note.
LEARN MORE
CN-0259 Design Support Package:
http://www.analog.com/CN0259-DesignSupport
UG-232: Evaluating the AD6642/AD6657 Analog to Digital
Converters
Alex Arrants, Brad Brannon and Rob Reeder, AN-835
Application Note: Understanding High Speed ADC Testing
and Evaluation, Analog Devices.
Ardizzoni, John. A Practical Guide to High-Speed Printed-Circuit-
Board Layout, Analog Dialogue 39-09, September 2005.
MT-031 Tutorial, Grounding Data Converters and Solving the
Mystery of “AGND” and “DGND”, Analog Devices.
MT-101 Tutorial, Decoupling Techniques, Analog Devices.
Agilent Technologies, Advanced Design System.
Reeder, Rob, Frequency Domain Response of Switched Capacitor
ADCs, AN-742 Application Note, Analog Devices.
Reeder, Rob, Achieve CM Convergence between Amps and ADCs,
Electronic Design, July 2010.
Reeder, Rob, Mine These High-Speed ADC Layout Nuggets For
Design Gold, Electronic Design, September 15, 2011.
Rarely Asked Questions: Considerations of High-Speed
Converter PCB Design, Part 1: Power and Ground Planes,
Design News, November 2010.
Rarely Asked Questions: Considerations of High-Speed
Converter PCB Design, Part 2: Using Power and Ground
Planes to Your Advantage, Design News, February 2011
Rarely Asked Questions: Considerations of High-Speed
Converter PCB Design, Part 3: The E-Pad Low Down, Design
News, June 2011
Data Sheets and Evaluation Boards
CN-0259 Circuit Evaluation Board (EVAL-CN0259-HSCZ)
Standard Data Capture Platform (HSC-ADC-EVALCZ)
AD6657A Data Sheet
ADL5565 Data Sheet
AD6657A Evaluation Board (AD6657AEBZ)
Rev. A | Page 4 of 5
Circuit Note CN-0259
REVISION HISTORY
2/12—Rev. 0 to Rev. A
Changes to Figure 1...........................................................................1
Changes to Circuit Description Section and Figure 3..................2
Changes to Circuit Evaluation and Test Section...........................4
1/12—Revison 0: Initial Version
(Continued from first page) Ci rcuits from the Lab circuits are intended only for use with Analog Devices p roducts and are the intellectual property of Analog Devices or its licensors. While y ou
may use the Circuits from the Lab circuits in the design of your product, no other license is granted by implication or otherwise under any patents or other intellectual property by
application or use of the Circuits from the Lab circuits. Information furnished by Analog Devices is believed to be accurate and reliable. However, Circuits from the Lab circuits are supplied
"as is" and without warranties of any kind, express, implied, or statutory including, but not limited to, any implied warranty of merchantability, noninfringement or fitness for a particular
purpose and no responsibility is assumed by Analog Devices for thei r use, nor for any infringements of patents or other rights of third parties that may result f rom their use. Analog Devices
reserves the right to change any Circuits from the Lab circuits at any time without notice but is under no obligation to do so.
©2012 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
CN10443-0-2/12(A)
Rev. A | Page 5 of 5
Loading...