The CMX602A is a low power CMOS device used for the reception of physical layer signals in Bellcore's
Calling Identity Delivery (CID) and Calling Identity on Call Waiting (CIDCW) systems, British Telecom Calling
Line Identification Service (CLIP), the Cable Communications Association's Caller Display Services (CDS),
and similar evolving services. The CMX602A also meets the requirements of emerging Caller Identity with
Call Waiting Services (CIDCW).
This device includes a 'zero-power' ring or line polarity reversal detector, a dual-tone (2130Hz plus 2750Hz)
internally timed CPE Alerting Signal (CAS) detector, and a 1200-baud FSK Bell202/V23 compatible
asynchronous data demodulator with data retiming circuitry which removes the need for a UART in the
associated µC.
The CMX602A is suitable for use in systems using Bellcore specifications GR-30-CORE and SR-TSV002476, British Telecom specifications SIN227 and SIN242, CCA TW/P&E/312, ETSI: ETS 300 659 parts 1
and 2 and ETS 300 778 parts 1 and 2, and Mercury Communications MNR 19.
This device may be used with a 2.7V to 5.5V supply and is available in the following packages:
16-pin SOIC (CMX602AD4) and a 16-pin PDIP (CMX602AP3).
4800 Bethania Station Road, Winston-Salem, NC 27105-1201, USAAll trademarks and service marks are held by their respective companies.
Page 4
Calling Line Identifier/Calling Line Identifier on Call Waiting4CMX602A PRELIMINARY INFORMATION
2. Signal List
Pin No.SignalTypeDescription
1
XTAL
2XTALinputInput to the on-chip Xtal oscillator inverter
3RDinput
4RTinput /
5AMPOUToutputOutput of the on-chip Input Signal Amplifier
6IN -inputInverting input to the on-chip Input Signal Amplifier
7IN +inputNon-inverting input to the on-chip Input Signal Amplifier
V
8
9
V
SS
BIAS
10MODE
11ZPinput
12
IRQ
13DEToutputLogic level output driven by the Ring or Line Polarity Reversal Detector, the
14RXCLKinput
15RXDoutputLogic level output carrying either the raw output of the FSK Demodulator or
16
V
DD
outputOutput of the on-chip Xtal oscillator inverter
Input to the Ring or Line Polarity Reversal Detector
(S)
Open-drain output and Schmitt trigger input forming part of the Ring or Line
output
Polarity Reversal detector. An external resistor to V
V
should be connected to RT to filter and extend the RD input signal
SS
and a capacitor to
DD
powerNegative supply
output
Internally generated bias voltage, held at V
'Zero-Power' mode. Should be bypassed to V
/2 when the device is not in
DD
by a capacitor mounted
SS
close to the device pins.
input
(S)
Input used to select the Tone Alert or FSK Level Detection operating mode.
See Section 4.1
High level on this input selects 'Zero-Power' mode, a low level input enables
(S)
the V
supply, the Input signal amplifier, the Bandpass Filter , and either
BIAS
the FSK or the Tone alert circuits depending on the MODE input
outputOpen-drain output (active low) that may be used as an Interrupt Request /
Wake-up input to the associated µC. Indicates CAS Dual Tone event of
correct duration when device is in Tone Alert Detect Mode. An external pullup resistor should be connected between this output and V
DD
.
Tone Alert Detector or the FSK Level detect circuits, depending on the
operating mode. When device is in Tone Alert Mode, it may be used as a
near end voice mute control signal. See Section 4.1
Logic level input, which may be used to clock, received data bits out of the
FSK Data Retiming block. When held high disables FSK Data Retiming
block.
re-timed 8-bit characters depending on the state of the RXCLK input. See
Section 4.6
powerPositive supply. Levels and thresholds within the device are proportional to
4800 Bethania Station Road, Winston-Salem, NC 27105-1201, USAAll trademarks and service marks are held by their respective companies.
Page 5
Calling Line Identifier/Calling Line Identifier on Call Waiting5CMX602A PRELIMINARY INFORMATION
3. External Components
V
DD
C8
To/From µC
C9
Line
C1
C3
C4
C6
C7
R3
D1-D4
R4
R6
R7
R1
R2
C2
V
DD
R5
C5
R9R10
A
Line
Protection
Network
B
XTAL
X1
XTAL
RD
RT
AMPOUT
R8
ININ+
V
SS
1
2
3
4
CMX602A
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
RXD
RXCLK
DET
IRQ
ZP
MODE
V
BIAS
R11
Note:
provide a low impedance ground connection to the V
It is recommended that the printed circuit board provide a ground plane in the CMX602A area to
pin and to the bypass capacitors C8 and C9.
SS
Figure 2 : Recommended External Components for Bellcore and/or British Telecom Application
R1
R2Note 1
470k
:r
r
1%
1%
R3, R4C3, C4
R5, R6
:r
470k
1%
R7C6, C7680pF
R8Note 2, 3
470k: @ 3.3V
r
1%
R11
100k
C1, C218pF
0.1PF
C5
C8,C9
0.33PF
0.1PF
:r
20%
r
20%
r
20%
r
20%
r
20%
r
20%
680k: @ 5.0V
R9Note 2
240k: @ 3.3V
r
1%
X1Note 43.579545MHz
r
0.1%
200k: @ 5.0V
R10
:r
160k
1%
D1 - D41N4004
Table 2: Recommended External Components
Recommended External Component Notes:
1. See Section 4.8
2. See Section 4.2
3. The recommended values of R8 were selected for applications in both Bellcore and British Telecom
Systems. Optimum Bellcore-only operation may be achieved by reducing the value of R8 e.g. to 656k
@ 5.0V.
4. For best results, a crystal oscillator design should drive the clock inverter input with signal levels of at
least 40% of V
, peak to peak. Tuning fork crystals generally cannot meet this requirement. To obtain
DD
crystal oscillator design assistance, consult your crystal manufacturer.
4800 Bethania Station Road, Winston-Salem, NC 27105-1201, USAAll trademarks and service marks are held by their respective companies.
Page 6
Calling Line Identifier/Calling Line Identifier on Call Waiting6CMX602A PRELIMINARY INFORMATION
4. General Description
4.1 Mode Control Logic
The CMX602A's operating mode and the source of the DET and
outputs are determined by the logic
IRQ
levels applied to the MODE and ZP input pins.
ZPMODEModeDET output from
IRQ output from
00Tone Alert DetectTone Alert Signal DetectionValid 'off-hook' CAS Duration.
Ring or Line Polarity Reversal Detector
01FSK ReceiveFSK Level DetectorFSK Data Retiming (if enabled). Ring or
Line Polarity Reversal Detector.
10Zero-Power
Ring or Line Polarity
Ring or Line Polarity Reversal Detector.
Reversal Detector
11Zero-Power
Ring or Line Polarity
None
Reversal Detector
In the 'Zero-Power' modes, power is removed from all of the internal circuitry except for the Ring or Line
Polarity Reversal Detector and the DET and
IRQ
outputs.
4.2 Input Signal Amplifier
The Input Signal Amplifier is used to convert the balanced FSK and Tone Alert signals received over the
telephone line to an unbalanced signal of the correct amplitude for the FSK receiver and Tone Alert Detector
circuits.
AMPOUT
C6
C7
R6
R7
R9R10
A
B
R8
ININ+
V
SS
-
+
Input Signal
Amplifier
V
BIAS
C9
Figure 3: Input Signal Amplifier, balanced input configuration
The design equations for this circuit are:
V
Differential Voltage Gain
R6 = R7 = 470k R10 = 160k
AMPOUT
V
(B-A)
::
RR8
= R9 =
6
R8 R10
u
(R8 - R10)
The target differential voltage gain depends on the expected A and B input signal levels and the CMX602A's
internal overload and threshold levels, which are proportional to the supply voltage.
The CMX602A has been designed to meet the applicable specifications when R8 = 430k: at V
nominal, rising to 680k: at V
V
= 5.0V as indicated in Section 3 and as shown in Figure 5. Reference Notes found in Section 3.
4800 Bethania Station Road, Winston-Salem, NC 27105-1201, USAAll trademarks and service marks are held by their respective companies.
= 5.0V (see note) and R9 = 240k: at V
DD
= 3.0V dropping to 200k: at
DD
DD
= 3.0V
Page 7
Calling Line Identifier/Calling Line Identifier on Call Waiting7CMX602A PRELIMINARY INFORMATION
The Input Signal Amplifier may also be used to allow the CMX602A to operate from an unbalanced signal
source as shown in Figure 4. In this unbalanced signal configuration, the values of R6 and R8 are the same
as used for the balanced input configuration.
AMPOUT
A
C6
R8R6
ININ+
V
SS
-
+
Input Signal
Amplifier
V
BIAS
C9
Figure 4: Input Signal Amplifier, unbalanced input configuration
1000
900
800
700
600
R8
500
400
R8 and R9 kΩ
300
200
R9
100
0
33.5
4
V(Volts)
DD
4.5
Figure 5: Input Signal Amplifier, Optimum Values of R8 and R9 vs. V
55.5
DD
4.3 Bandpass Filter
The Bandpass Filter is used to attenuate out of band noise and interfering signals from reaching the FSK
Demodulator, Tone Alert Detector and Level Detector circuits. The characteristics of this filter differ between
FSK and Tone Alert modes. Switched Capacitor filter stages clocked at 57.7kHz provide primary filtering. If
the input signal is band limited to below 28.85kHz then external anti-aliasing filtering is not required.
4800 Bethania Station Road, Winston-Salem, NC 27105-1201, USAAll trademarks and service marks are held by their respective companies.
Page 8
Calling Line Identifier/Calling Line Identifier on Call Waiting8CMX602A PRELIMINARY INFORMATION
4.4 Level Detector
The Level Detector block operates by measuring the level of the signal at the output of the Bandpass Filter. It
then compares it against a threshold, which depends on whether FSK Receive or Tone Alert Detect mode has
been selected.
In Tone Alert Detect mode the output of the Level Detector block provides an input to the Tone Alert Signal
Detector.
In FSK Receive mode the CMX602A DET output will be set high when the level has exceeded the threshold
for a sufficient duration. Amplitude and time hysteresis are used to reduce chattering of the DET output in
marginal conditions.
Note: In FSK Receive mode, this circuit may also respond to non-FSK signals such as speech.
t
DFOFF
Line Signal
DET
t
DFON
FSK signal
MODE, ZP
See Section 6.1 for definitions of t
FSK Receiver mode
DFON
and t
DFOFF
Figure 6: FSK Level Detector Operation
4.5 FSK Demodulator
The FSK Demodulator block converts the 1200 baud FSK input signal to a digital data stream which is output
via the RXD pin as long as the Data Retiming function is not enabled (Holding RXCLK continuously high).
The RXD output does not depend on the state of the FSK Level Detector output.
Note: In the absence of a valid FSK signal, the demodulator may falsely interpret speech or other extraneous
signals as data.
4.6 FSK Data Retiming
The Data Retiming block extracts the 8 data bits of each character from the received asynchronous data
stream and presents them to the PC under the control of strobe pulses applied to the RXCLK input. The
timing of these pulses is not critical, and they may easily be generated by a simple software loop. This facility
removes the need for a UART in the PC without incurring an excessive software overhead.
The block operates on a character by character basis by first looking for the mark to space transition which
signals the beginning of the start bit. Using this transition as a timing reference, the block samples the output
of the FSK Demodulator in the middle of each of the following 8 received data bits and stores the results in an
internal 8-bit shift register.
When the eighth data bit has been clocked into the internal shift register, the CMX602A examines the RXCLK
input. If RXCLK input is low, then the
data bits to the RXD output pin. Upon detecting that the
RXCLK pin high 8 times. The high to low transition at the end of the first 7 of these pulses will be used by the
CMX602A to shift the next data bit from the shift register onto the RXD output. At the end of the eighth pulse,
the FSK Demodulator output will be reconnected to the RXD output pin. The
first time the RXCLK input goes high.
Thus to use the Data Retiming function, the RXCLK input should be kept low until the
the Data Retiming function is not required the RXCLK input should continuously be kept high.
The only restrictions on the timing of the RXCLK waveform are those shown in Figure 7 and the need to
complete the transfer of all eight bits into the PC within 8.3ms (to empty the buffer before the next character is
received and put into the buffer).
output will be pulled low, thereby sending the first of the stored
4800 Bethania Station Road, Winston-Salem, NC 27105-1201, USAAll trademarks and service marks are held by their respective companies.
Page 9
Calling Line Identifier/Calling Line Identifier on Call Waiting9CMX602A PRELIMINARY INFORMATION
Received Character 'n'
Output of FSK Demod:
ST ART
345678
STOP112
IRQ output:
RXCLK input:
RXD output:
8
Retimed data bits from
received character 'n'
IRQ
t
D
t
CLO
t
CHI
RXCLK
t
D
RXD
t
= Internal CMX602A delay (max 1PS); t
D
Data Bit 1Data B it 2
= RXCLK low time (min 1PS); t
CLO
t
D
= RXCLK high time (min 1PS)
CHI
Figure 7: FSK Operation with Data Retiming
Note: If enabled, the Data Retiming block will interpret the FSK Channel Seizure signal (a sequence of
alternating mark and space bits) as valid received characters, with values of 55 (hex). Similarly it may
interpret speech or other signals as random characters.
4.7 FSK Data Without Retiming
If the Data Retiming facility is not required, the RXCLK input to the CMX602A should continuously be kept
high. The asynchronous data from the FSK Demodulator is then connected directly to the RXD output pin
and the
FSK Demod output:
output will not be activated by the FSK signal. This case is illustrated in Figure 8.
IRQ
Received Character 'n'
START
1
3
4
5
6
7
2
8
STOP
RXD output:
START
1
3
4
5
6
7
8
2
STOP
Figure 8: FSK Operation without Data Retiming (RXCLK always high)
4800 Bethania Station Road, Winston-Salem, NC 27105-1201, USAAll trademarks and service marks are held by their respective companies.
Page 10
Calling Line Identifier/Calling Line Identifier on Call Waiting10CMX602A PRELIMINARY INFORMATION
4.8 Tone Alert Detector
The Tone Alert Detector block is enabled when the CMX602A is set to Tone Alert Detector operating mode. It
then monitors the received signal for the presence of simultaneous 2130Hz and 2750Hz tones of sufficient
level and duration.
Two digital bandpass filters, centered around 2130Hz and 2750Hz, are used within the block to provide
additional rejection of interfering signals.
The CMX602A DET output will be set high while Tone Alert signal is detected.
When DET goes low at the end of the Tone Alert signal, the
high for a period of time falling within the CAS qualifying time (t
remain low until the CMX602A is switched out of Tone Detect mode. This
valid CAS dual-tone has occurred.
Note: The t
timing has been optimized for the detection of 75 to 85ms CPE Alert Signals (CAS) used in
QCAS
off-hook applications. The longer (88ms to 110ms) Tone Alert signal employed by British Telecom for onhook applications will not necessarily cause
Line Signal
t
DET
IRQ
DTON
to go low.
IRQ
Tone Alert signal
output will be pulled low, only if DET was
IR Q
) limits (See Section 6.1).
QCAS
falling transition indicates a
IRQ
t
DTOFF
IRQ will only be p u lle d low, if
DET output was high for t
QCAS
IRQ
will
MODE, ZP
See Section 6.1 for definitions of t
Tone Alert Detect modeOther mode
DTON
, t
DTOFF
and t
QCAS
Figure 9: Tone Alert Detector Operation
4.9 Ring or Line Polarity Reversal Detector
These circuits are used to detect the Line Polarity Reversal and Ringing signals associated with the Calling
Line Identification protocol. Figure 10 illustrates their use in a typical application.
DET
IRQ
ZP
MODE
DD
A
Line
B
Line
Protection
Network
C3
R3
R4
C4
Ring Signal
D1-D4
R1
R2
RD
FromTone Alert,
Energy Detector and
Data Retiming blocks
A
C5
RT
B
R5
V
Vt
RD
RT
IRQ for ZPor [ZP and MODE ]
LOHILO
DET for ZP
HI
HI
V
SS
Vt
HI
V
SS
Figure 10: Ring or Line Polarity Reversal Operation
4800 Bethania Station Road, Winston-Salem, NC 27105-1201, USAAll trademarks and service marks are held by their respective companies.
Page 11
Calling Line Identifier/Calling Line Identifier on Call Waiting11CMX602A PRELIMINARY INFORMATION
When no signal is present on the telephone line, RD will be at VSS and RT pulled to VDD by R5 so the output
of the Schmitt trigger 'B' will be low.
The ring signal is usually applied at the subscriber's exchange as an ac voltage. The ring signal is inserted in
series with one of the telephone wires and will pass through either C3 and R3 or C4 and R4 to appear at the
top end of R1 in a rectified and attenuated form.
The signal prior to R1 will be further attenuated by the potential divider formed by R1 and R2 before being
applied to the CMX602A input RD. If the amplitude of the signal appearing at RD is greater than the input
threshold (Vt
voltage at RT to V
go high, activating the DET and/or
) of Schmitt trigger 'A' then the N transistor connected to RT will be turned on, pulling the
HI
by discharging the external capacitor C5. The output of the Schmitt trigger 'B' will then
SS
outputs depending on the states of the MODE and ZP inputs.
IRQ
The minimum amplitude ringing signal that is certain to be detected is:
is the high-going threshold voltage of the Schmitt trigger A (see Section 6.1).
HI
HI
R2
§
R1 R2 R3
0.7 Vt
·
0.707V
¸
¹
RMS
With R1, R3 and R4 all 470k: as indicated in Figure 2, then setting R2 to 68k: will guarantee detection of
ringing signals of 40V
and above for VDD = 2.7 to 5.5V.
RMS
A line polarity reversal may be detected using the same circuit but there will be only one pulse at RD. The
British Telecom specification SIN242 indicates that the circuit must detect a +15V to -15V reversal between
the two lines slewing in 30ms. For a linearly changing voltage at the input to C3 (or C4), then the voltage
appearing at the RD pin will be
For dV/dt = 500V/sec (15V in 30ms), R1, R3 and R4 all 470k: and C3, C4 both 0.1PF as indicated in Figure
2, then setting R2 to 390k: will guarantee detection at V
DD
= 5.5V.
If the time constant of R5 and C5 is large enough then the voltage on RT will remain below the threshold of
the 'B' Schmitt trigger keeping the DET and/or
As the Schmitt trigger high-going input threshold voltage (VtHI) has a minimum value of 0.56 x VDD, then the
Schmitt trigger 'B' output will remain high for a time of at least 0.821 x R5 x C5 following a pulse at RD.
Using the values provided in Figure 2 (470k: and 0.33PF) gives a minimum time of 100ms (independent of
V
), which is adequate for ring frequencies of 10Hz or above.
DD
If necessary, the µC can distinguish between a ring and a reversal by timing the length of the
4800 Bethania Station Road, Winston-Salem, NC 27105-1201, USAAll trademarks and service marks are held by their respective companies.
Page 12
Calling Line Identifier/Calling Line Identifier on Call Waiting12CMX602A PRELIMINARY INFORMATION
4.10 Xtal Osc and Clock Dividers
A 3.579545MHz clock present at the XTAL pin determines frequency and timing accuracy of the CMX602A.
This may be generated by the on-chip oscillator inverter using the external components C1, C2, and X1 of
Figure 2, or may be supplied from an external source to the XTAL input, in which case C1, C2, and X1 should
not be fitted.
The oscillator is turned off in the 'Zero-Power' modes.
If the clock is provided by an external source which is not always running, then the ZP input must be set high
when the clock is not available. Failure to observe this rule may cause a significant rise in the supply current
drawn by CMX602A as well as generating undefined states of the RXD, DET, and
IRQ
outputs.
5. Application
5.1 'On-Hook' Operation
The systems described in this section operate when the telephone set is not in use (on-hook) to display the
number of a calling party before the call is answered. System specific descriptions are provided as well as a
flowchart for on-hook applications (Figure 13).
5.1.1 Bellcore System
Figure 11 illustrates the line signaling and CMX602A input and output signals for the Bellcore 'On-Hook'
Caller ID system as defined in Bellcore documents GR-30-CORE and SR-TSV-002476 and also in ETS 300
659-1 Section 6.1.1.
As for the British Telecom system, the 'Chan Seize' signal is a '1010…' FSK bit sequence. The Bellcore
specifications do not require AC or DC line terminations while the FSK data is being received, however ETS
300 659-1 allows for the possibility of an AC termination begin applied.
Note: For simplicity of presentation, the Data Retiming function is not used in Figure 11 (RXCLK is kept high).
4800 Bethania Station Road, Winston-Salem, NC 27105-1201, USAAll trademarks and service marks are held by their respective companies.
Page 13
Calling Line Identifier/Calling Line Identifier on Call Waiting13CMX602A PRELIMINARY INFORMATION
5.1.2 British Telecom System
Figure 12 illustrates the line signaling and CMX602A input and output signals for the British Telecom 'OnHook' Caller ID system as defined in the British Telecom specifications SIN227 and SIN242 part 1. A similar
system is described in ETSI 300 659-1 Section 6.1.2c.
The Tone Alert signal consists of simultaneous 2130Hz and 2750Hz tones. The 'Chan Seize' signal consists
of a '1010..' FSK bit sequence. Not shown are the requirements for AC and DC loads, including a short initial
Current Wetting Pulse, to be applied to the line 20ms after the end of the Tone Alert signal and to be
maintained during reception of the FSK signal.
Note: For simplicity of presentation, the Data Retiming function is not used in Figure 12 (RXCLK is kept high).
SIGNALING
Line
reversal
IDLE 1
100mS
< 4.8Sec
88-110mS>200mS80-262mS
TONE
ALERT
IDLE 2
45mS
< 4.8Sec
CHAN
SEIZE
45-75mS
2.5Sec
MARKMESSAGE
RINGING
RD
RT
Note 2
IRQ
ZP
MODE
DET
RXD
Notes:
1. IDLE 1 + IDLE 2 5 sec
2.may go low at end of DET high period but this is not guaranteed.IRQ
Figure 12: British Telecom System Signals
5.1.3 Other 'On-Hook' Systems
ETS 300 659-1 also allows for systems where the FSK transmission is preceded by a Dual Tone Alert signal
similar to that used by British Telecom but without line reversal (ETS 300 659-1 Section 6.1.2a) or by a
Ringing Pulse alerting Signal (ETS 300 659-1 Section 6.1.2b).
The U.K. CCA (Cable Communications Association) specification TW/P&E/312 precedes the FSK signals by
a 200 to 450ms ring burst. AC and DC line terminations during FSK reception are optional.
Mercury Communications Ltd. Specification MNR 19 allows for either the British Telecom system or that
specified by CCA.
As these are all slight variants on the Bellcore and British Telecom systems, they can also be supported by
the CMX602A.
4800 Bethania Station Road, Winston-Salem, NC 27105-1201, USAAll trademarks and service marks are held by their respective companies.
Page 15
Calling Line Identifier/Calling Line Identifier on Call Waiting15CMX602A PRELIMINARY INFORMATION
5.2 'Off-Hook' Operation
The CIDCW (Calling Identity on Call Waiting) system, as described in this section, operates when the
telephone set is in use (off-hook) to display the number of a waiting caller without interrupting the current call.
Bellcore documents GR-30-CORE and SR-TSV-002476, British Telecom specifications SIN227 and SIN242
part 2 and ETS 300-659-2 all describe similar systems in which a successful CIDCW transaction consists of a
sequence of actions between the near end CPE (Customer Premises Equipment - e.g. a telephone) and the
Central Office as indicated in Figure 14.
Signals originating
from far end CPE
and Central Office
far voice
CAS
FSK data
far voice
Signals originating
at near end CPE
near voice
A
ACK
B
CE
D
near voice
F
A. Normal conversation with both near and far voice present.
B. Central Office mutes far end voice, emits CAS, and becomes silent.
C. CPE recognizes CIDCW initiation and mutes near end voice and keypad.
D. CPE emits DTMF ACK to Central Office to signal its readiness to receive Caller ID data stream.
E. Central Office recognizes ACK and emits FSK Data stream of Caller ID data which is received and
decoded by CPE.
F. CIDCW transaction is complete. CPE unmutes near end voice and Central Office unmutes far end voice
returning to normal conversation with both near and far voice present.
Figure 14 CIDCW Transaction From Near End CPE Perspective
The CAS signal is transmitted by the Central Office to initiate a CIDCW transaction and consists of an 80ms
burst of simultaneous 2130Hz and 2750Hz tones.
CAS detection is very important because a 'missed' signal causes Caller ID information to be lost and a false
signal detection produces a disruptive tone which is heard by the far end caller. Because the CAS signals
must be detected in the presence of conversations, which both mask and masquerade as the tone signals,
this function is difficult to accomplish correctly.
Because the number of false responses (Talk-offs) and missed signals (Talk-downs) are related to the speech
levels at the CMX602A input, the level of near end speech from the local handset is normally greater than that
of far end speech coming from the Central Office. A further improvement in overall performance can be
obtained by taking the CMX602A's audio input from the receive side of the telephone set hybrid where this is
possible.
The internal algorithms used by the CMX602A to drive the DET and
outputs in Tone Alert Detect mode
IRQ
have been optimized for the detection of off-hook CAS signals in the presence of speech when used
according to the following principles:
1. If it is possible to mute the local speech from the microphone rapidly (within 0.5ms) without introducing
noise (i.e. where the CIDCW equipment is built into the telephone set), then this muting should be done
whenever the CMX602A is in Tone Alert Detect mode and the DET output is high. Doing this will
markedly reduce the number of false responses generated by local (near end) speech. Note that the
DET output is not used for any other purpose in an off-hook application when the CMX602A is set to
Tone Alert Detect mode.
2. When the
output goes low in Tone Alert Detect mode, this indicates that a CAS has been detected.
IRQ
The local handset and keypad should then be muted as required by the Bellcore specification and the
CMX602A switched to FSK Receive mode to be ready to receive the FSK data. Doing this will also clear
the
IRQ
output.
3. The CMX602A's DET output should be monitored for a period of 50ms after changing to FSK Receive
mode and before sending the ACK signal. The transaction should be abandoned if the DET output goes
high during this time, which would be the case if a false CAS detect had been caused by far end speech.
4800 Bethania Station Road, Winston-Salem, NC 27105-1201, USAAll trademarks and service marks are held by their respective companies.
Page 16
Calling Line Identifier/Calling Line Identifier on Call Waiting16CMX602A PRELIMINARY INFORMATION
START
CMX602A in Tone Alert
Detect mode
IRQ output
low ?
Yes (See Note 2)
Mute local handset
and keypad.
See Note 1
Set CMX602A to
FSK Receive mode.
Start timer.
Timer > 50ms ?
Yes
Send ACK.
Start 2 second timeout.
Notes:
1. If it is possible to mute the speech output
2. Theoutput will be reset by changing
No
No (See Note 3)
3. When monitoring the CMX602A DET output for
CMX602A DET
from the local microphone quickly and without
introducing noise, then this should be done
whenever the CMX602A DET output is high.
IRQ
from Tone Alert Detect to FSK Receive mode.
the 50ms period after changing to FSK mode
note that changing between Tone Alert Detect
and FSK Receive modes resets the DET output.
It will then remain low f o r at least 15m s, after
which if it does go high, it will remain high for at
least 8ms.
No
output high ?
Yes
Read FSK Message,
display data if
checksum OK.
Clear timeout.
Remov e mute from
handset and keypad.
Set CMX602A to
Tone Alert Detect mode.
2 second timeout
expired
Figure 15, Flow Chart for 'Off-Hook' Operation of CMX602A
4800 Bethania Station Road, Winston-Salem, NC 27105-1201, USAAll trademarks and service marks are held by their respective companies.
Page 19
Calling Line Identifier/Calling Line Identifier on Call Waiting19CMX602A PRELIMINARY INFORMATION
NotesMin.Typ.Max.Units
To ensure non-detection:
'Low' tone frequency deviation from
6
±75Hz
nominal
'High' tone frequency deviation from
±95Hz
nominal
Level (total)4-46.0dBV
Dual Tone Burst Duration45.0ms
FSK Receiver
Transmission rate118812001212Baud
V23 Mark (logic 1) frequency128013001320Hz
V23 Space (logic 0) frequency206821002132Hz
Bell202 Mark (logic 1) frequency118812001212Hz
Bell202 Space (logic 0) frequency217822002222Hz
Valid input level range4-40.0-8.0dBV
Acceptable twist (mark level with respect
to space level)
V23-7.0 7.0dB
Bell202-10.0 10.0dB
Acceptable Signal to Noise ratio
V23520.0dB
Bell202530.0dB
Level Detector 'on' threshold level4-40.0dBV
Level Detector 'off' to 'on' time (t
DFON
25.0ms
Figure 6)
Level Detector 'on' to 'off' time
(t
DFOFF
Figure 6)
8.0ms
Input Signal Amplifier
Input impedance710.0
M
:
Voltage gain500V/V
XTAL Input
'High' pulse width8100ns
'Low' pulse width8100ns
Operating Characteristics Notes:
1. At 25qC, not including any current drawn from the CMX602A pins by external circuitry other than X1, C1,
and C2.
2. RD, MODE, RXCLK inputs at V
, ZP input at VDD. See Figure 17.
SS
3. All conditions must be met to ensure detection.
4. For V
in Section 3. The internal threshold levels are proportional to V
= 5.0V with equal level tones and with the input signal amplifier external components as shown
DD
. For other supply voltages or different
DD
signal level ranges the voltage gain of the input signal amplifier should be adjusted by selecting the
appropriate external components as described in Section 4.2
5. Flat Noise in the 300Hz-3400Hz band for V23 and 200Hz-3200Hz for Bell202.
6. Meeting any of these conditions will ensure non-detection.
7. Open loop, small signal, low frequency measurements.