Datasheet CD4518BE, CD4518BM Specification

Page 1
Data sheet acquired from Harris Semiconductor SCHS076D Revised March 2004
The CD4518B and CD4520B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
Copyright © 2004, Texas Instruments Incorporated
Page 2
Page 3
Page 4
Page 5
Page 6
Page 7
Page 8
Page 9
PACKAGE MATERIALS INFORMATION
Reel Width (W1)
REEL DIMENSIONS
A0 B0 K0
W
Dimension designed to accommodate the component length Dimension designed to accommodate the component thickness Overall width of the carrier tape Pitch between successive cavity centers
Dimension designed to accommodate the component width
TAPE DIMENSIONS
K0 P1
B0
W
A0
Cavity
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Pocket Quadrants
Sprocket Holes
Q1
Q1Q2 Q2
Q3 Q3Q4 Q4
User Direction of Feed
P1
Reel
Diameter
www.ti.com 3-Jun-2022
TAPE AND REEL INFORMATION
*All dimensions are nominal
CD4518BM96 SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1 CD4518BNSR SO NS 16 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1
CD4518BPWR TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1
CD4520BM96 SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1 CD4520BNSR SO NS 16 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1
CD4520BPWR TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1
Device Package
Type
Package Drawing
Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm)B0(mm)K0(mm)P1(mm)W(mm)
Pin1
Quadrant
Pack Materials-Page 1
Page 10
PACKAGE MATERIALS INFORMATION
TAPE AND REEL BOX DIMENSIONS
Width (mm)
W
L
H
www.ti.com 3-Jun-2022
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
CD4518BM96 SOIC D 16 2500 340.5 336.1 32.0 CD4518BNSR SO NS 16 2000 356.0 356.0 35.0
CD4518BPWR TSSOP PW 16 2000 356.0 356.0 35.0
CD4520BM96 SOIC D 16 2500 340.5 336.1 32.0 CD4520BNSR SO NS 16 2000 356.0 356.0 35.0
CD4520BPWR TSSOP PW 16 2000 356.0 356.0 35.0
Pack Materials-Page 2
Page 11
PACKAGE MATERIALS INFORMATION
www.ti.com 3-Jun-2022
TUBE
T - Tube
height
W - Tube
width
B - Alignment groove width
*All dimensions are nominal
Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)
CD4518BE N PDIP 16 25 506 13.97 11230 4.32
CD4518BE N PDIP 16 25 506 13.97 11230 4.32 CD4518BEE4 N PDIP 16 25 506 13.97 11230 4.32 CD4518BEE4 N PDIP 16 25 506 13.97 11230 4.32
CD4518BM D SOIC 16 40 507 8 3940 4.32
CD4518BPW PW TSSOP 16 90 530 10.2 3600 3.5
CD4518BPWE4 PW TSSOP 16 90 530 10.2 3600 3.5
CD4518BPWG4 PW TSSOP 16 90 530 10.2 3600 3.5
CD4520BE N PDIP 16 25 506 13.97 11230 4.32
CD4520BE N PDIP 16 25 506 13.97 11230 4.32 CD4520BEE4 N PDIP 16 25 506 13.97 11230 4.32 CD4520BEE4 N PDIP 16 25 506 13.97 11230 4.32
CD4520BM D SOIC 16 40 507 8 3940 4.32 CD4520BME4 D SOIC 16 40 507 8 3940 4.32
CD4520BMG4 D SOIC 16 40 507 8 3940 4.32
CD4520BPW PW TSSOP 16 90 530 10.2 3600 3.5
L - Tube length
Pack Materials-Page 3
Page 12
PACKAGE OUTLINE
A
10.4
10.0
NOTE 3
SCALE 1.500
8.2
TYP
7.4 PIN 1 ID
AREA
1
8
B
5.4
5.2
NOTE 4
9
16
14X 1.27
2X
8.89
0.51
16X
0.35
0.25 C A B
SOP - 2.00 mm max heightNS0016A
SOP
C
SEATING PLANE
0.1 C
2.00 MAX
0.15 TYP
SEE DETAIL A
GAGE PLANE
0 - 10
0.25
1.05
0.55 (1.25)
0.3
0.1
DETAIL A
TYPICAL
4220735/A 12/2021
NOTES:
1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
www.ti.com
Page 13
EXAMPLE BOARD LAYOUT
SOP - 2.00 mm max heightNS0016A
SOP
16X (1.85)
16X (0.6)
14X (1.27)
(R0.05) TYP
SYMM
1
8
(7)
SEE DETAILS
16
SYMM
9
LAND PATTERN EXAMPLE
SCALE:7X
METAL
0.07 MAX ALL AROUND
NON SOLDER MASK
DEFINED
SOLDER MASK OPENING
SOLDER MASK
OPENING
0.07 MIN ALL AROUND
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
NOTES: (continued)
5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
METAL
4220735/A 12/2021
www.ti.com
Page 14
EXAMPLE STENCIL DESIGN
SOP - 2.00 mm max heightNS0016A
SOP
16X (1.85)
16X (0.6)
14X (1.27)
(R0.05) TYP
SYMM
1
8
(7)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X
16
SYMM
9
4220735/A 12/2021
NOTES: (continued)
7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.
www.ti.com
Page 15
Page 16
Page 17
PACKAGE OUTLINE
A
5.1
4.9
NOTE 3
SCALE 2.500
TSSOP - 1.2 mm max heightPW0016A
SMALL OUTLINE PACKAGE
SEATING
6.6
TYP
6.2 PIN 1 INDEX AREA
1
8
B
4.5
4.3
NOTE 4
16
9
14X 0.65
2X
4.55
0.30
16X
0.19
0.1 C A B
C
1.2 MAX
PLANE
0.1 C
(0.15) TYP
SEE DETAIL A
GAGE PLANE
0.25
0.75
-80
0.50
A 20
DETAIL A
TYPICAL
4220204/A 02/2017
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.
0.15
0.05
www.ti.com
Page 18
EXAMPLE BOARD LAYOUT
TSSOP - 1.2 mm max heightPW0016A
SMALL OUTLINE PACKAGE
16X (0.45)
14X (0.65)
1
8
16X (1.5)
SYMM
(R0.05) TYP
16
SYMM
9
(5.8)
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X
SOLDER MASK
OPENING
EXPOSED METAL
0.05 MAX ALL AROUND
NON-SOLDER MASK
DEFINED
(PREFERRED)
METAL
15.000
SOLDER MASK DETAILS
METAL UNDER SOLDER MASK
0.05 MIN ALL AROUND
SOLDER MASK
DEFINED
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
SOLDER MASK OPENING
EXPOSED METAL
4220204/A 02/2017
www.ti.com
Page 19
EXAMPLE STENCIL DESIGN
TSSOP - 1.2 mm max heightPW0016A
SMALL OUTLINE PACKAGE
16X (0.45)
14X (0.65)
1
8
16X (1.5)
SYMM
(5.8)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X
(R0.05) TYP
16
SYMM
9
4220204/A 02/2017
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
Page 20
Page 21
Page 22
Page 23
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated
Loading...