Datasheet CD4050BCSJ, CD4050BCN, CD4050BCMX, CD4050BCM, CD4050BCW Datasheet (Fairchild Semiconductor)
...Page 1
October 1987
Revised January 1999
CD4049UBC • CD4050BC Hex Inverting Buffer • Hex Non-Inverting Buffer
© 1999 Fairchild Semiconductor Corporation DS005971.prf www.fairchildsemi.com
CD4049UBC • CD4050BC
Hex Inverting Buffer •
Hex Non-Inverting Buffer
General Description
The CD4049UBC and CD4050BC hex buffers are monolithic complementary MOS (CMOS) integrated circu i ts co nstructed with N- and P-channel enhancement mode
transistors. These devices feature logic level conversion
using only one supply voltage (V
DD
). The input signal high
level (V
IH
) can exceed the VDD supply voltage when these
devices are used for logic level conversions. These
devices are intended for use as hex buffers, CMOS to DTL/
TTL converters, or as CMO S curre nt dr ivers, and at V
DD
=
5.0V, they can drive directly two DTL/TTL lo ads over the
full operating temperature range.
Features
■ Wide supply voltage range: 3.0V to 15V
■ Direct drive to 2 TTL loads at 5.0V over full temp erature
range
■ High source and sink current capability
■ Special input prote ction permits input voltages grea ter
than V
DD
Applications
• CMOS hex inverter/buffer
• CMOS to DTL/TTL hex converter
• CMOS current “sink” or “source” dr i ver
• CMOS HIGH-to-LOW logic level converter
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagrams
Pin Assignments for DIP
CD4049UBC
Top View
CD4050BC
Top V ie w
Order Number Package Number Package Description
CD4049UBCM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
CD4049UBCN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
CD4050BCM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
CD4050BCN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Page 2
www.fairchildsemi.com 2
CD4049UBC • CD4050BC
Schematic Diagrams
CD4049UBC
1 of 6 Identical Units
CD4050BC
1 of 6 Identical Units
Page 3
3 www.fairchildsemi.com
CD4049UBC • CD4050BC
Absolute Maximum Ratings(Note 1)
(Note 2)
Recommended Operating
Conditions
(Note 2)
Note 1: “Absolute Maximum Rat ings” are tho se values beyond which the
safety of the device cannot be guaranteed; they are not meant to imply that
the devices should be operated at these limits. The table of “Recommended Operating Conditions” and “Electrical Characteristics” provides
conditions for actual device o peration.
Note 2: V
SS
= 0V unless otherw is e s pecified.
DC Electrical Characteristics (Note 3)
Note 3: VSS = 0V unless otherwise specified.
Supply Voltage (VDD) −0.5V to +18V
Input Voltage (V
IN
) −0.5V to +18V
Voltage at Any Output Pin (V
OUT
) −0.5V to VDD + 0.5V
Storage Temperature Range (T
S
) −65°C to +150°C
Power Dissipation (P
D
)
Dual-In-Line 700 mW
Small Outline 500 mW
Lead Temperature (T
L
)
(Soldering , 10 seconds ) 260°C
Supply Voltage (V
DD
) 3V to 15V
Input Voltage (V
IN
) 0V to 15V
Voltage at Any Output Pin (V
OUT
) 0 to V
DD
Operating Temperature Range (TA)
CD4049UBC, CD4050BC −40°C to +85°C
Symbol Parameter Conditions
−40°C +25°C +85°C
Units
Min Max Min Typ Max Min Max
I
DD
Quiescent Device Current VDD = 5V 4 0.03 4.0 30 µA
VDD = 10V 8 0.05 8.0 60 µA
VDD = 15V 16 0.07 16.0 120 µA
V
OL
LOW Level Output Voltage VIH = VDD, VIL = 0V,
|IO| < 1 µA
VDD = 5V 0.05 0 0.05 0.05 V
VDD = 10V 0.05 0 0.05 0.05 V
VDD = 15V 0.05 0 0.05 0.05 V
V
OH
HIGH Level Output Voltage VIH = VDD, VIL = 0V,
|IO| < 1 µA
VDD = 5V 4.95 4.95 5 4.95 V
VDD = 10V 9.95 9.95 10 9.95 V
VDD = 15V 14.95 14.95 15 14.95 V
V
IL
LOW Level Input Voltage |IO| < 1 µA
(CD4050BC Only) VDD = 5V, VO = 0.5V 1.5 2.25 1.5 1.5 V
VDD = 10V, VO = 1V 3.0 4.5 3.0 3.0 V
VDD = 15V, VO = 1.5V 4.0 6.75 4.0 4.0 V
V
IL
LOW Level Input Voltage |IO| < 1 µA
(CD4049UBC Only) VDD = 5V, VO = 4.5V 1.0 1.5 1.0 1.0 V
VDD = 10V, VO = 9V 2.0 2.5 2.0 2.0 V
VDD = 15V, VO = 13.5V 3.0 3.5 3.0 3.0 V
V
IH
HIGH Level Input Voltage |IO| < 1 µA
(CD4050BC Only) VDD = 5V, VO = 4.5V 3.5 3.5 2.75 3.5 V
VDD = 10V, VO = 9V 7.0 7.0 5.5 7.0 V
VDD = 15V, VO = 13.5V 11.0 11.0 8.25 11.0 V
V
IH
HIGH Level Input Voltage |IO| < 1 µA
(CD4049UBC Only) VDD = 5V, VO = 0.5V 4.0 4.0 3.5 4.0 V
VDD = 10V, VO = 1V 8.0 8.0 7.5 8.0 V
VDD = 15V, VO = 1.5V 12.0 12.0 11.5 12.0 V
I
OL
LOW Level Output Current VIH = VDD, VIL = 0V
(Note 4) VDD = 5V, VO = 0.4V 4.6 4.0 5 3.2 mA
VDD = 10V, VO = 0.5V 9.8 8.5 12 6.8 mA
VDD = 15V, VO = 1.5V 29 25 40 20 mA
I
OH
HIGH Level Output Current VIH = VDD, VIL = 0V
(Note 4) VDD = 5V, VO = 4.6V −1.0 −0.9 −1.6 −0.72 mA
VDD = 10V, VO = 9.5V −2.1 −1.9 −3.6 −1.5 mA
VDD = 15V, VO = 13.5V −7.1 −6.2 −12 −5mA
I
IN
Input Current VDD = 15V, VIN = 0V −0.3 −0.3 −10
−5
−1.0 µA
VDD = 15V, VIN = 15V 0.3 0.3 1 0
−5
1.0 µA
Page 4
www.fairchildsemi.com 4
CD4049UBC • CD4050BC
DC Electrical Characteristics (Continued)
Note 4: These are peak ou tput current capabilities. C ontinuous outp ut current is rat ed at 12 mA m aximum. The output curren t should not be a llowed to
exceed this value for extended per iods of time. I
OL
and IOH are tested one output at a ti m e.
AC Electrical Charac teristics (Note 5)
CD4049UBC
TA = 25°C, CL = 50 pF, RL = 200k, tr = tf = 20 ns, unless otherwise specified
Note 5: AC Parameters are guara nt eed by DC correlated testing.
AC Electrical Charac teristics (Note 6)
CD4050BC
TA = 25°C, CL = 50 pF, RL = 200k, tr = tf = 20 ns, unless otherwise specified
Note 6: AC Parameters are guara nt eed by DC correlated testing.
Symbol Parameter Conditions Min Typ Max Units
t
PHL
Propagation Delay Time VDD = 5V 30 65 ns
HIGH-to-LOW Level VDD = 10V 20 40 ns
VDD = 15V 15 30 ns
t
PLH
Propagation Delay Time VDD = 5V 45 85 ns
LOW-to-HIGH Level VDD = 10V 25 45 ns
VDD = 15V 20 35 ns
t
THL
Transition Time VDD = 5V 30 60 ns
HIGH-to-LOW Level VDD = 10V 20 40 ns
VDD = 15V 15 30 ns
t
TLH
Transition Time VDD = 5V 60 120 ns
LOW-to-HIGH Level VDD = 10V 30 55 ns
VDD = 15V 25 45 ns
C
IN
Input Capacitance Any Input 15 22.5 pF
Symbol Parameter Conditions Min Typ Max Units
t
PHL
Propagation Delay Time VDD = 5V 60 110 ns
HIGH-to-LOW Level VDD = 10V 25 55 ns
VDD = 15V 20 30 ns
t
PLH
Propagation Delay Time VDD = 5V 60 120 ns
LOW-to-HIGH Level VDD = 10V 30 55 ns
VDD = 15V 25 45 ns
t
THL
Transition Time VDD = 5V 30 60 ns
HIGH-to-LOW Level VDD = 10V 20 40 ns
VDD = 15V 15 30 ns
t
TLH
Transition Time VDD = 5V 60 120 ns
LOW-to-HIGH Level VDD = 10V 30 55 ns
VDD = 15V 25 45 ns
C
IN
Input Capacitance Any Input 5 7.5 pF
Page 5
5 www.fairchildsemi.com
CD4049UBC • CD4050BC
Switching Time Waveforms
Typical Applications
CMOS to TLL or CMOS at a Lower V
DD
V
DD1
≥ V
DD2
In the case of the CD40 49UBC the output drive capa bility increases with increasing input voltage.
E.g., If V
DD1
= 10V the CD4049UBC could drive 4 TTL loads.
Page 6
www.fairchildsemi.com 6
CD4049UBC • CD4050BC
Physical Dimensions inches (millimeters) unless otherwise noted
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
Package Number M16A
Page 7
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitr y and specifications.
CD4049UBC • CD4050BC Hex Inverting Buffer • Hex Non-Inverting Buffer
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or system s a re devices or syste ms
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be reasonably expected to result in a significant injur y to the
user.
2. A critical compon ent in any com ponent of a li fe support
device or system whose failure to p erform can be r easonably expected to cause the failure of the life suppor t
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Package Number N16E
Loading...