Datasheet CD40106BCN, CD40106BCMX, CD40106BCM, CD40106BCCW Datasheet (Fairchild Semiconductor)

October 1987
Revised January 1999

CD40106BC Hex Schmitt Trigger

© 1999 Fairchild Semiconductor Corporation DS005985.prf www.fairchildsemi.com

CD40106BC
Hex Schmitt Trigger

General Description

The CD40106BC Hex Schmitt Trigger is a monolithic com­plementary MOS (CMOS) integrated circuit constructed
with N and P-channel enhancement tran sistors. The posi­tive and negative-going threshold voltages, V

T+

and VT−,

show low variation with respect to temperature (typ

0.0005V/°C at V

DD

= 10V), and hysteresis, VT+ − VT− ≥ 0.2

V

DD

is guaranteed.

All inputs are protected from damage due to static dis­charge by diode clamps to V

DD

and VSS.

Features

■ Wide supply voltage range: 3V to 15V

■ High noise immunity: 0.7 V

DD

(typ.)

■ Low power TTL compatibility:
Fan out of 2 driving 74L or 1 driving 74LS

■ Hysteresis: 0.4 V

DD

(typ.),

0.2 V

DD

guaranteed

■ Equivalent to MM74C14

■ Equivalent to MC14584B

Ordering Code:

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to t he ordering code.

Connection Diagram

Pin Assignments for DIP and SOIC

Top View

Schematic Diagram

Order Number Package Number Package Description

CD40106BCM M14A 14-Lead Small Outline integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow Body
CD40106BCN N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

www.fairchildsemi.com 2

CD40106BC

Absolute Maximum Ratings(Note 1)

(Note 2)

Recommended Operating
Conditions

(Note 2)

Note 1: “Absolute Maxi mum Ratings” are those valu es beyond which the
safety of the device cannot be guaranteed. They are not meant to imply
that the devices should be ope rated at these limi ts. The table of “Recom­mended Operating Conditions” and “Electrical Characteristics” provides
conditions for actual device op eration.

Note 2: V

SS

= 0V unless otherw is e s pecified.

DC Electrical Characteristics (Note 3)

Note 3: IOH and IOL are tested one output at a time.

DC Supply Voltage (VDD) −0.5 to +18 V

DC

Input Voltage (VIN) −0.5 to VDD +0.5 V

DC

Storage Temperature Range (TS) −65°C to +150°C
Power Dissipation (P

D

)
Dual-In-Line 700 mW
Small Outline 500 mW

Lead Temperature (T

L

)
(Soldering , 10 seconds) 260°C

DC Supply Voltage (V

DD

) 3 to 15 V

DC

Input Voltage (VIN)0 to V

DD VDC

Operating Temperature Range (TA) −40°C to +85°C

Symbol Parameter Conditions

−40°C +25°C +85°C

Units

Min Max Min Typ Max Min Max

I

DD

Quiescent Device Current VDD = 5V 4.0 4.0 30 µA

VDD = 10V 8.0 8.0 60 µA
VDD = 15V 16.0 16.0 120 µA

V

OL

LOW Level Output |IO| < 1 µA
Voltage VDD = 5V 0.05 0.05 0.05 V

VDD = 10V 0.05 0.05 0.05 V
VDD = 15V 0.05 0.05 0.05 V

V

OH

HIGH Level Output |IO| < 1 µA
Voltage VDD = 5V 4.95 4.95 5 4.95 V

VDD = 10V 9.95 9.95 10 0.95 V
VDD = 15V 14.95 14.95 15 14.95 V

V

T−

Negative-Going Threshold VDD = 5V, VO = 4.5V 0.7 2.0 0.7 1.4 2.0 0.7 2.0 V
Voltage VDD = 10V, VO = 9V 1.4 4.0 1.4 3.2 4.0 1.4 4.0 V

VDD = 15V, VO = 13.5V 2.1 6.0 2.1 5.0 6.0 2.1 6.0 V

V

T+

Positive-Going Threshold VDD = 5V, VO = 0.5V 3.0 4.3 3.0 3.6 4.3 3.0 4.3 V
Voltage VDD = 10V, VO = 1V 6.0 8.6 6.0 6.8 8.6 6.0 8.6 V

VDD = 15V, VO = 1.5V 9.0 12.9 9.0 10.0 12.9 9.0 12.9 V

V

H

Hysteresis (VT+ − VT−)V

DD

= 5V 1.0 3.6 1.0 2.2 3.6 1.0 3.6 V

Voltage VDD = 10V 2.0 7.2 2.0 3.6 7.2 2.0 7.2 V

VDD = 15V 3.0 10.8 3.0 5.0 10.8 3.0 10.8 V

I

OL

LOW Level Output VDD = 5V, VO = 0.4V 0.52 0.44 0.88 0.36 mA
Current (Note 3) VDD = 10V, VO = 0.5V 1.3 1.1 2.25 0.9 mA

VDD = 15V, VO = 1.5V 3.6 3.0 8.8 2.4 mA

I

OH

HIGH Level Output VDD = 5V, VO = 4.6V −0.52 −0.44 −0.88 −0.36 mA
Current (Note 3) VDD = 10V, VO = 9.5V −1.3 −1.1 −2.25 −0.9 mA

VDD = 15V, VO = 13.5V −3.6 −3.0 −8.8 −2.4 mA

I

IN

Input Current VDD = 15V, VIN = 0V −0.30 −10−5−0.30 −1.0 µA

VDD = 15V, VIN = 15V 0.30 10−50.30 1.0 µA

3 www.fairchildsemi.com

CD40106BC

AC Electrical Characteristics (Note 4)

TA = 25°C, CL = 50 pF, RL = 200k, tr and tf = 20 ns, unless otherwise specified

Note 4: AC Parameters are guaranteed by DC correlated testing.
Note 5: C

PD

determines the no load ac power consumption of any CMOS device. For complete explanation see 74C Family Characteristics Application Note,

AN-90.

Switching Time Waveforms

tr = tf = 20 ns

Typical Applications

Low Power Oscillator

Note: The equations assume
t

1

+ t2 >> t

PHL

+ t

PLH

Symbol Parameter Conditions Min Typ Max Units

t

PHL

or t

PLH

Propagation Delay Time from VDD = 5V 220 400 ns
Input to Output VDD = 10V 80 200 ns

VDD = 15V 70 160 ns

t

THL

or t

TLH

Transition Time VDD = 5V 100 200 ns

VDD = 10V 50 100 ns
VDD = 15V 40 80 ns

C

IN

Average Input Capacitance Any Input 5 7.5 pF

C

PD

Power Dissipation Capacity Any Gate (Note 5) 14 pF

www.fairchildsemi.com 4

CD40106BC

Typical Performance Characteristics

Typical Transfer

Characteristics

Guaranteed

Guaranteed

Trip Point Range

5 www.fairchildsemi.com

CD40106BC

Physical Dimensions inches (millimeters) unless otherwise noted

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow Body

Package Number M14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

CD40106BC Hex Schmitt Trigger

LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or system s ar e devices or syste ms
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea­sonably expected to result in a significant injury to the
user.

2. A critical component in any c omponent of a life suppor t
device or system whose failure to perform can be rea­sonably expected to cause the failure of the life suppor t
device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Package Number N14A