The Intersil CD22M3493 is an array of 96 analog switches
capable of handling signals from DC to video. Because of
the switch structure, input signals may swing through the
total supply voltage range, V
switches may be addressed via the ADDRESS input to the
7 to 96 line decoder. The state of the addressed switch is
established by the signal to the DATA input. A low or logic
zero input will open the switch, while a high logic level or a
one will result in closure of the addressed switch when the
STROBE input goes high from its normally low state. Any
number or combination of connections may be active at
one time. Each connection, however, must be made or
broken individually in the manner previously described. All
switches may be reset by taking the RESET input from a
zero state to a one state and then returning it to its normal
low state.
to VSS. Each of the 96
DD
Ordering Information
TEMP.
PART NUMBER
CD22M3493E-40 to 8540 Ld PDIPE40.6
CD22M3493Q-40 to 8544 Ld PLCCN44.65
RANGE (oC)PACKAGEPKG. NO.
Block Diagram
STROBEDATARESET
AX0
AX1
AX2
AX3
AY0
AY1
AY2
7 TO 96
DECODER
9696
Features
• 96 Analog Switches
•Low R
• Guaranteed RON Matching
• Analog Signal Input Voltage Equal to the Supply Voltage
For TA = -40oC to 85oC (PDIP) . . . . . . . . . . . . . . . . . . . . .500mW
For TA = -40oC to 85oC (PLCC). . . . . . . . . . . . . . . . . . . . .600mW
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operationofthe
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. θJA is measured with the component mounted on an evaluation PC board in free air.
NOTE: 4. When X switch addresses areinthesestates,no change in
status will occur in switches between any X and Y points.
PSN
PSF
t
t
t
PAF
PAN
DH
90%
10%
t
RPW
50%50%
t
PHZ
90%
TRUTH TABLE Y AXIS
Y ADDRESS
AY2AY1AY0Y SWITCH
000Y0
001Y1
010Y2
011Y3
100Y4
101Y5
110Y6
111Y7
To make a connection (close switch) between any two points, specify an ‘‘X’’ address, a ‘‘Y’’ address, set ‘‘DATA’’ high, and switch
‘‘Strobe’’ from low to high. To break a connection, follow this same procedure with ‘‘DATA’’ low.:
X ADDRESSY ADDRESS
Example:AX3AX2AX1AX0AY2AY1AY0
To connect switch X3 to switch Y4:
To connect switch X6 to switch Y7:
DATA
1 0011100
1 1000111
To break connection from X3 to Y4:0 0011100
67
Page 5
Pin Descriptions
CD22M3493
SYMBOL
40 LEAD PDIP
PIN NO.
44 LEAD PLCC
PIN NO.DESCRIPTION
POWER SUPPLIES
V
DD
V
SS
4044Positive Supply
2022Negative Supply
ADDRESS
AX0 - AX35, 22, 23 and 45, 24, 25 and 4XAddress Lines. These pins select one of the 12 rows of switches. See the TruthTable for
the valid addresses.
AY0 - AY224, 25 and 226, 27 and 2YAddress Lines. These pins select one of the 8 columns of switches. See the TruthTable
for the valid addresses.
CONTROL
DATA3842DATA Input determines the state of the addressed switch. A high or one will close the
switch. A low or zero will open the switch.
STROBE1820STROBE Input enables the action defined by the DATA and ADDRESS Inputs. A low or
zero results in no action. The ADDRESS Input must be stable before the STROBE Input
goes to the active high level. The DATA Input must be stable on the failing edge of the
STROBE.
RESET33MASTER RESET. A high or one on this line opens all switches.
INPUTS/OUTPUTS
X0 - X5
33 - 28 8 - 1337 - 32 9 - 14Analog or Digital Inputs/Outputs. These pins are the rows X0 - X11.
I/O
X6 - X11
Y0 - Y7
I/O
35, 37, 39, 1, 21,
19, 17 and 15
40, 41, 43, 1, 23,
21, 19 and 18
Analog or Digital Inputs/Outputs. These pins are the columns Y0 - Y7.
Pinouts
Y3
AY2
RESET
AX3
AX0
NC
NC
X6
X7
X8
X9
X10
X11
NC
Y7
NC
Y6
STROBE
Y5
V
SS
CD22M3493 (PDIP)
TOP VIEW
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
CD22M3493 (PLCC)
TOP VIEW
V
40
DD
Y2
39
NCNCAX0
AX3
Y6
STROBE
RESET
Y5
V
DAT A
38
Y1
37
NC
36
35
Y0
34
NC
33
X0
32
X1
X2
31
X3
30
X4
29
28
X5
27
NC
NC
26
AY1
25
24
AY0
23
AX2
22
AX1
Y4
21
NC
NC
X6
X7
X8
X9
X10
X11
NC
NC
NC
7
8
9
10
11
12
13
14
15
16
17
18 19 20 21 22 23 24 25 26 27 28
Y7
AY2
SS
Y3
Y4
DD
V
AX1
Y2
AX2
DAT A
Y1
Y0
4065321444342414
NC
39
38
NC
X0
37
36
X1
35
X2
X3
34
X4
33
X5
32
NC
31
NC
30
NC
29
AY1
AY0
68
Page 6
CD22M3493
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only.Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However,no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
Sales Office Headquarters
NORTH AMERICA
Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: (407) 724-7000
FAX: (407) 724-7240
69
EUROPE
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05
ASIA
Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.