Datasheet B5S162862TTR Datasheet (SGS Thomson Microelectronics)

1/9February 2003

■ HIGH SPEED:t

PD

= 1.25ns (MAX.)

at V

CC

=4.5VTA=85°C

■ ON RESISTANCE BETWEEN TWO PO RT:

25Ω (TYP) at V

CC

=5.0VTA=25°C

■ LOW POWER DISSIPATION:

I

CC

= 1uA(MAX.) at TA=25°C

■ COMPATIBLE WITH TTL OUTPUTS:

V

IH

=2V(MIN), VIL=0.8V(MAX)

■ POWER DOWN PROTECTION ON INPUTS

AND OUTPUTS

■ OPERATING VOLTAGE RANGE :

V

CC

(OPR) = 4V to 5.5V

■ PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 16862

■ IMPROVED LATCH-UP IMMUNITY

■ ESD PERFORMANCE:

HBM > 2000V (MIL STD 883 method 3015);
MM > 200V

DESCRIPTION

The B5S162862 is an advanced high-speed
CMOS 20-BIT TWO PORT BUS SWITCH
fabricated with s ub-micron s ilico n gate and
double-layer metal wiring C

2

MOS tecnology.

It is ideal for 4V to 5.5V V

CC

operations and
ultra-low power and low noise applications,
typically notebook and docking station.
Any nG

output control governs four 5-bit BUS

SWITCHES. Output Enable inputs (nG

)tied

together gives full 20-bit operations. When nG

is

LOW, the switches are on. When nG

is HIGH, the
switches are in high impedance state.
It has ultra high-speed perform anc e at 5V near
zero delay with low O N resist anc e and include
25Ω series resistor to reduce noise resulting from
reflections, thus eliminating the need for an
external terminating resistor.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.

B5S162862

20-BIT TWO PORT BUS SWITCH WITH FOUR ENABLE

CONTROL AND 25Ω SERIES RESISTOR IN OUTPUT

This is preliminary information on a new product now in development are or undergoing evaluation. Details subject to change without notice.

ORDER CODES

PACKAGE T & R

TSSOP48 B5S162861TTR

TSSOP

PRELIMINARY DATA

PIN CONNECTION

B5S162862

2/9

INPUT EQUIVALENT CIRCUIT

PIN DESCRIPTION

TRUTH TABLE

y:1to4
y: 1, active on 1An, 1Bn port only with n:0 to 4
y: 2, active on 1An, 1Bn port only with n:5 to 9
y: 3, active on 2An, 2Bn port only with n:0 to 4
y: 4, active on 2An, 2Bn port only with n:5 to 9
X: "H" or "L"
Z: HighImpedance

SCHEMATIC DIAGRAM

PIN No SYMBOL NAME QND FUNCTION

1, 13 2G

,4G

Bus Enable Input
(Active Low)

2, 3,4, 5,6,7,

8, 9, 10, 11

1A0 to 1A9 Data Inputs

14,15,16, 17,
18,19,20, 21,

22, 23

2A0 to 2A9 Data Inputs

34,33,32, 31,
30,29,28, 27,

26, 25

2B0 to 2B9 Data Outputs

46,45,44, 43,
42,41,40, 39,

38, 37

1B0 to 1B9 Data Outputs

47, 35 1G

,3G

Bus Enable Input

(Active Low)
12, 24 GND Ground (0V)
36, 48

V

CC

Positive Supply Voltage

INPUT OUTPUT

yG

1An, 2An 1Bn, 2Bn

L X Bus ON

HXZ

B5S162862

3/9

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Rating are those value beyond which damage to the device may occour. Functional operation under these condition is
not implied

1) IOabsolute maximum rating must be observed

2) V

O

<GND

3) Not more than one output should be tested at one time. Duration of the test should not exceed one second.

RECOMMENDED OPERATING CONDITIONS

1) VINfrom0.8V to 2Vat VCC=3.0V

Symbol Parameter² Value Unit

V

CC

Supply Voltage

-0.5 to +7.0 V

V

I

DC Switch and Control Pin Voltage

-0.5 to +7.0 V

V

O

DC Output Voltage (VCC= 0V) (note 1)

-0.5 to +7.0 V

V

O

DC Output Voltage (V

I/O

=Gnd)

-0.5 to +7.0 V

I

IK

DC Input Diode Current (V

I/O

< 0V)

-50 mA

I

OK

DC Output Diode Current (note 2)

-50 mA

I

O

DC Output Current (note 3)

128 mA

I

CC

or I

GND

DC VCCor Ground Current per Supply Pin

± 100 mA

T

stg

Storage Temperature

-65 to +150 °C

T

L

Lead Temperature (10 sec)

300 °C

Symbol Parameter Value Unit

V

CC

Supply Voltage

4 to 5.5 V

V

I

Input Voltage

0 to 5.5 V

V

O

Output Voltage (VCC= 0V)

0 to 5.5 V

V

O

Output Voltage 0 to 5.5

V

T

op

Operating Temperqture

-55 to 125 °C
dt/dv Switch Input Rise and Fall Time 0 to DC ns/V
dt/dv Control Input Rise and Fall Time (note 1) 0 to 10 ns/V

B5S162862

4/9

DC SPECIFICATION

1) This current applies to the control inputs only and represent the current required to switch internal capacitance at the specified frequency.
The 1An and 2An inputs generate no significant AC or DC currents as they transition. This parameter is not tested, but is guaranteed by
design.

AC ELECTRICAL CHARACTERISTICS

1) Parameter guaranteed by design

2) X=1,2; n=0..9.

Symbol Parameter

Test Condition Value

Unit

V

CC

(V)

T

A

=25°C

-40 to 85°C-55 to 125
°C

Min. Typ. Max. Min. Max. Min. Max.

V

IH

High Level Input Voltage

4 to 5.5 2 2 2 V

V

IL

Low Level Input Voltage

4 to 5.5 0.8 0.8 0.8 V

V

H

Input Hysteresis at Con­trol pin

4.5 to 5.5 150 mV

R

ON

Switch ON Resistance

4.5

ION=64 mA

V

I

=0V

20 40

Ω

4.5

I

ON

=48 mA

V

I

=0V

28 20 40

4.5

I

ON

=15 mA

V

I

=2.4V

35 20 48

4.0

I

ON

=15 mA

V

I

=2.4V

20 48

I

I

Input Leakage Current

0 to 5.5

VI= 5.5V or

GND

±0.1 ±1.0 ±2.0 µA

I

OZ

High Impedance Leakage
Current

4.5 to 5.5

V

I/O

=5.5V

to GND

±1.0 ±2.0 µA

V

IK

Clamp Diode Voltage

4.0 to 5.5

II= -18mA

-0.7 -1.2 -1.2 V

I

CC

Quiescent Supply Current

5.5

VI=VCCor

GND

0.1 1.0 3.0 10.0 µA

I

CCD

Supply Current per Con­trol Input per MHz (1)

5.5

V

I/O

=Open

nG

=GND;

Control Input

Toggling

50% Duty

Cycle

0.25

mA/

MHz

∆I

CCICC

incr. per Input 5.5 VIC=VCC-2.1

V

2.5 mA

Symbol Parameter

Test Condition Value

Unit

V

CC

(V)

C

L

(pF)

R

L

(Ω)

t

s

= t

r

(ns)

-40 to 85 °C

-55 to 125
°C

Min.Max.Min.Max.

t

PLHtPHL

Propagation Delay Time (1)
xAn to xBn, xBn to xAn(2)

4.5 to 5.5

50 500 2.5 1.25 ns

t

PZLtPZH

Output Enable Time

50 500 2.5 1.5 5.5 ns

t

PLZtPHZ

Output Disable Time

50 500 2.5 1.5 5.5 ns

B5S162862

5/9

CAPACITANCE CHARACTERISTICS

TEST CIRCUIT

CL= 50pF or equivalent (includes jig and probe capacitance)
RL=R1=500Ωor equivalent
RT=Z

OUT

of pulse generator (typically 50Ω)

Symbol Parameter

Test Condition Value

Unit

V

CC

(V)

T

A

=25°C

Min. Typ. Max.

C

IN

Input Capacitance at Control
Pin

4pF

C

I/O

Input Capacitance at I/O Pin

5.0

nG=V

CC

5.5 pF

TEST SWITCH

t

PLH,tPHL

Open

t

PZL,tPLZ

7V

t

PZH,tPHZ

Open

B5S162862

6/9

WAVEFORM 1: PROPAGATION DELAY (f=1MHz; 50% duty cycle)

WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)

B5S162862

7/9

DIM.

mm. inch

MIN. TYP MAX. MIN. TYP. MAX.

A 1.2 0.047

A1 0.05 0.15 0.002 0.006

A2 0.9 0.035

b 0.17 0.27 0.0067 0.011

c 0.09 0.20 0.0035 0.0079

D 12.4 12.6 0.488 0.496

E 8.1 BSC 0.318 BSC

E1 6.0 6.2 0.236 0.244

e 0 .5 BSC 0.0197 BSC

K0˚ 8˚0˚ 8˚

L 0.50 0.75 0.020 0.030

TSSOP48 MECHANICAL DATA

c

E

b

A2

A

E1

D

1

PIN 1 IDENTIFICATION

A1

L

K

e

7065588C

B5S162862

8/9

DIM.

mm. inch

MIN. TYP MAX. MIN. TYP. MAX.

A 330 12.992
C 12.8 13.2 0.504 0.519
D 20.2 0.795
N 60 2.362

T 30.4 1.197
Ao 8.7 8.9 0.343 0.350
Bo 13.1 13.3 0.516 0.524
Ko 1.5 1.7 0.059 0.067
Po 3.9 4.1 0.153 0.161

P 11.9 12.1 0.468 0.476

Tape & Reel TSSOP48 MECHANICAL DATA

B5S162862

9/9

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use o f suc h inf ormat ion n or f or an y infr ingeme nt of paten ts or oth er ri gh ts of third part ies whic h may resul t f rom
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco

Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com