Solid-state silicon-avalanche and active circuit
triggering technology
Green part available
Applications
Cellular Handsets and Accessories
Small Panel Modules
PDA’s
Portable Devices
Digital Cameras
Touch Panels
Notebooks and Handhelds
MP3 Players
Peripherals
Description
AZ2115-05C is a design which includes surge
rated clamping cell arrays to protect the power
lines or data/control lines in an electronic
systems. The AZ2115-05C has been specifically
designed to protect sensitive components which
are connected to power and control lines from
over-voltage caused by Electrostatic Discharging
(ESD), Electrical Fast Transients (EFT), and
Lightning.
AZ2115-05C is a unique design which includes
proprietary clamping cells in a single package.
During transient conditions, the proprietary
clamping cells prevent over-voltage on the power
lines or control lines, protecting any downstream
components.
AZ2115-05C may be used to meet the ESD
6 (pin-1, 3,4,6) Peak Pulse Current (tp =8/20us) IPP
A
3.5 (pin-5)
Operating Supply Voltage (pin-1,-3, -4, -5, -6 to pin-2) VDC 6 V
pin-1,-3, -4, -5, -6 to pin-2 ESD per IEC 61000-4-2 (Air)
pin-1,-3, -4, -5, -6 to pin-2 ESD per IEC 61000-4-2 (Contact)
Lead Soldering Temperature T
Operating Temperature TOP -55 to +85
Storage Temperature T
V
16
ESD-1
260 (10 sec.)
SOL
-55 to +150
STO
10
kV
o
C
o
C
o
C
ELECTRICAL CHARACTERISTICS
PARAMETER SYMBOL
CONDITIONS MINI TYP MAX UNITS
Reverse Stand-Off
V
pin-1,-3, -4, -5, -6 to pin-2, T=25 oC. 5 V
Voltage
Reverse Leakage
Current
Reverse
Breakdown Voltage
The AZ2115-05C is designed to protect five lines
against System ESD/EFT/Lightning pulses by
clamping them to an acceptable reference.
The usage of the AZ2115-05C is shown in Fig. 1.
Protected lines, such as data lines, control lines,
or power lines, are connected at pin 1, 3, 4, 5 and
6. The pin 2 should be connected directly to a
ground plane on the board. All path lengths
connected to the pins of AZ2115-05C should be
kept as short as possible to minimize parasitic
inductance in the board traces.
AZ2115-05C
Transient Voltage Suppressing Array
For ESD/Transient Protection
In order to obtain enough suppression of ESD
induced transient, good circuit board is critical.
Thus, the following guidelines are recommended:
Minimize the path length between the
protected lines and the AZ2115-05C.
Place the AZ2115-05C near the input
terminals or connectors to restrict transient
coupling.
The ESD current return path to ground
should be kept as short as possible.
Use ground planes whenever possible.
NEVER route critical signals near board
edges and near the lines which the ESD
transient easily injects to.
Fig. 2 shows an example of PCB layout with the
AZ2115-05C.
Notes:
This LAND LAYOUT is for reference
purposes only. Please consult your
manufacturing partners to ensure your
company’s PCB design guidelines are met.
MARKING CODE
645
A
B
C
D
E
F
Part Number Marking Code
0.40 0.016
0.85 0.033
0.65 0.026
1.85 0.073
1.00 0.039
2.70 0.106
214XY
123
214 = Device Code
X = Date Code
Y = Control Code
AZ2115-05C 214XY
AZ2115-05C
(Green part)
224XY
Ordering Information
PN# Material Type Reel size MOQ/interal box MOQ/carton
AZ2115-05C.R7G Green T/R 7 inch 4 reel=12,000/box 6 box=72,000/carton
Revision 2008/03/28 Original Formal Release.
Revision 2008/09/29 Add the marking code for Green part.
Revision 2008/12/26 Update the PACKAGE DIMENSIONS.
Revision 2011/03/02 Update the package drawing of END VIEW.