Datasheet ASMP5P23S09A, ASMP5P23S05A Datasheet (Alliance Semiconductor)

Page 1
Alliance Semiconductor
CLKOUT
CLK1
CLK2
CLK3
CLK4
REF
CLKA2
CLKA3
CLKA4
S1
MUX
查询ASM5I23S09A-1-16-SR供应商
ASMP5P23S09A
August 2004 ASMP5P23S05A
rev 2.0
3.3V ‘SpreadTrak’ Zero Delay Buffer
General Features
10 MHz to 133- MHz operating range, compatible
with CPU and PCI bus frequencies.
Zero input - output propagation delay. Multiple low-skew outputs.
Output-output skew less than 250 ps. Device-device skew less than 700 ps. One input drives 9 outputs, grouped as 4 + 4
+ 1 (ASM5P23S09A).
One input drives 5 outputs (ASM5P23S05A).
Less than 200 ps cycle-to-cycle jitter is compatible
with Pentium®based systems.
Test Mode to bypass PLL (ASM5P23S09A only,
refer Select Input Decoding Table).
Available in 16-pin, 150-mil SOIC, 4.4 mm
TSSOP, and 150-mil SSOP packages (ASM5P23S09A) or in 8-pin, 150-mil SOIC package (ASM5P23S05A).
3.3V operation, advanced 0.35µ CMOS
technology.
‘SpreadTrak’.
133- MHz frequencies, and has higher drive than the -1 devices. All parts have on-chip PLLs that lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad.
The ASM5P23S09A has two banks of four outputs each, which can be controlled by the Select inputs as shown in the Select Input Decoding Table. If all the output clocks are not required, Bank B can be three-stated. The select input also allows the input clock to be directly applied to the outputs for chip and system testing purposes.
Multiple ASM5P23S09A and ASM5P23S05A devices can accept the same input clock and distribute it. In this case the skew between the outputs of the two devices is guaranteed to be less than 700ps.
All outputs have less than 200 ps of cycle-to-cycle jitter. The input and output propagation delay is guaranteed to be less than 250 ps, and the output to output skew is guaranteed to be less than 250ps.
Functional Description
ASM5P23S09A is a versatile, 3.3V zero-delay buffer designed to distribute high-speed clocks with Spread Spectrum capability. It is available in a 16-pin package. The ASM5P23S05A is the eight-pin version of the ASM5P23S09A. It accepts one reference input and drives out five low-skew clocks. The -1H version of the ASM5P23SXXA operates at up to
Block Diagram
ASM5P23S05A
The ASM5P23S09A and the ASM5P23S05A are available in two different configurations, as shown in the ordering information table. The ASM5P23SXXA-1 is the base part. The ASM5P23SXXA-1H is the high drive version of the -1 and its rise and fall times are much faster than -1 part.
REF
PLL
S2
Select Input Decoding
ASM5P23S09A
CLKOUT
CLKA1
CLKB1
CLKB2
CLKB3
CLKB4
2575, Augustine Drive Santa Clara, CA Tel: 408.855.4900 Fax: 408.855.4999 www.alsc.com
Page 2
ASMP5P23S09A
August 2004 ASMP5P23S05A
rev 2.0
Select Input Decoding for ASM5P23S09A
S2 S1 Clock A1 - A4 Clock B1 - B4 CLKOUT 1Output Source PLL
Shut-Down
0 0 Three-state Three-state Driven PLL N 0 1 Driven Three-state Driven PLL N 1 0 Driven Driven Driven Reference Y 1 1 Driven Driven Driven PLL N
Notes:
1. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and the output.
Zero Delay and Skew Control
All outputs should be uniformly loaded to achieve Zero Delay between input and output. Since the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input-output delay.
For applications requiring zero input-output delay, all outputs, including CLKOUT, must be equally loaded. Even if CLKOUT is not used, it must have a capacitive load equal to that on other outputs, for obtaining zero-input-output delay.
SpreadTrak
Many systems being designed now utilize a technology called Spread Spectrum Frequency Timing Generation. ASM5P23S09A and ASM5P23S05A are designed so as not to filter off the Spread Spectrum feature of the Reference input, assuming it exists. When a zero delay buffer is not designed to pass the Spread Spectrum feature through, the result is a significant amount of tracking skew which may cause problems in the systems requiring synchronization.
3.3V ‘SpreadTrak” Zero Delay Buffer 2 of 16
Page 3
ASM5P23S09A
CLKOUT
REF
CLKA1
CLKA2
CLKA3
CLKA4
CLKB1
CLKB2
CLKB3
CLKB4
DD
GNDS2CLKOUT
S1
GND
DD
August 2003 ASM5P23S05A
rev 2.0
Pin Configuration
V
REF
CLK2
CLK1
GND
1
2
3
4
ASM5P23S09A
5
6
7
8
1
2
ASM5P23S05A
3
4
16
15
14
13
V
12
11
10
9
8
7
CLK4
6
V
DD
CLK3
5
3.3V ‘SpreadTrak’ Zero Delay Buffer 3 of 16
Page 4
ASM5P23S09A
August 2003 ASM5P23S05A
rev 2.0
Pin Description for ASM5P23S09A
Pin # Pin Name Description
DD
DD
2
Input reference frequency, 5V tolerant input
3
Buffered clock output, bank A
3
Buffered clock output, bank A
3.3V supply
3
Buffered clock output, bank B
3
Buffered clock output, bank B
4
4
Select input, bit 2 Select input, bit 1
3
Buffered clock output, bank B
3
Buffered clock output, bank B
3.3V supply
3
Buffered clock output, bank A
3
Buffered clock output, bank A
1 REF 2 CLKA1 3 CLKA2 4 V 5 GND Ground 6 CLKB1 7 CLKB2 8 S2
9 S1 10 CLKB3 11 CLKB4 12 GND Ground 13 V 14 CLKA3 15 CLKA4 16 CLKOUT3Buffered output, internal feedback on this pin
Pin Description for ASM5P23S05A
Pin # Pin Name Description
1 REF
2 CLK2
3 CLK1
2
Input reference frequency, 5V-tolerant input
3
Buffered clock output
3
Buffered clock output
4 GND Ground
DD
3
Buffered clock output
3.3V supply
3
Buffered clock output
5 CLK3
6 V
7 CLK4
8 CLKOUT 3Buffered clock output, internal feedback on this pin
Notes:
2. Weak pull-down.
3. Weak pull-down on all outputs.
4. Weak pull-up on these inputs.
3.3V ‘SpreadTrak’ Zero Delay Buffer 4 of 16
Page 5
ASM5P23S09A
August 2003 ASM5P23S05A
rev 2.0
Absolute Maximum Ratings
Parameter Min Max Unit
Supply Voltage to Ground Potential -0.5 +7.0 V DC Input Voltage (Except REF) -0.5 VDD + 0.5 V DC Input Voltage (REF) -0.5 7 V Storage Temperature -65 +150 °C Max. Soldering Temperature (10 sec) 260 °C Junction Temperature 150 °C Static Discharge Voltage (per MIL-STD-883, Method 3015)
Note: These are stress ratings only and functional usage is not implied. Exposure to absolute maximum ratings for prolonged periods can affect device reliability.
2000 V
Operating Conditions for ASM5P23S05A and ASM5P23S09A - Commercial Temperature Devices
Parameter Description Min Max Unit
V
DD
T
A
C C
C
IN
Supply Voltage 3.0 3.6 V Operating Temperature (Ambient Temperature) 0 70 °C Load Capacitance, below 100 MHz 30 pF
L
Load Capacitance, from 100 MHz to 133 MHz 10 pF
L
Input Capacitance 7 pF
3.3V ‘SpreadTrak’ Zero Delay Buffer 5 of 16
Page 6
ASM5P23S09A
/2 on the CLKOUT pins of the device
August 2003 ASM5P23S05A
rev 2.0
Electrical Characteristics for ASM5P23S05A and ASM5P23S09A - Commercial Temperature Devices
Parameter Description Test Conditions Min Max Unit
V
IL
V
IH
I
IL
I
IH
V
OL
V
OH
I
DD
Input LOW Voltage Input HIGH Voltage Input LOW Current VIN= 0V 50.0 µA Input HIGH Current VIN= V Output LOW Voltage
Output HIGH Voltage
Supply Current Unloaded outputs at 66.67 MHz,
Notes:
5. REF input has a threshold voltage of VDD/2
6. Parameter is guaranteed by design and characterization. Not 100% tested in production
7. S1 / S2 inputs are CMOS, TTL compatible inputs –
The input must toggle somewhere between 0.8 and 2.0. We guarantee the limits of 0.8 and 2.0, but can't guarantee anything tighter than that. As Vdd moves higher the toggle point will move higher, but will always stay below 2.0V. As Vdd moves lower, the toggle point will move lower, but always stay higher than 0.8V. What the 2.0V MIN Vih specification means is that you put 2.0V or a higher voltage into the device, and you will have a logic HIGH. If you put 0.8V or a lower voltage into the device, you will have a logic LOW ( Vil spec = 0.8V max). It will toggle someplace in between 0.8V and 2.0V, but we don't guarantee exactly where, and the exact point will change depending upon conditions. Characterization shows we toggle at 1.1V and 1.5V (showing a little hysteresis), everything is perfect. We meet spec, plus have ~ 300mV noise immunity on the low end and ~500mV noise immunity on the high side. Under nominal conditions, with no hysteresis, most devices will toggle at about 1.5V for both high and low.
Switching Characteristics for ASM5P23S05A-1 and ASM5P23S09A-1 - Commercial Temperature Devices
5
5
DD
6
IOL= 8mA (-1)
2.0 V
0.8 V
100.0 µA
0.4 V
IOH= 12mA (-1H)
6
IOL= -8mA (-1)
2.4 V
IOH= -12mA (-1H)
TBD mA
SEL inputs at V
DD
7
Parameter Description Test Conditions Min Typ Max Unit
1/t
t
LOCK
t
3
t
4
t
5
t
6
t
7
t
J
Output Frequency
1
30-pF load 10-pF load
Duty Cycle 6= (t2 / t1) * 100 Measured at 1.4V, F Output Rise Time Output Fall Time Output-to-output skew Delay, REF Rising Edge to CLKOUT Rising Edge Device-to-Device Skew
Cycle-to-cycle jitter PLL Lock Time
6
6
6
Measured between 0.8V and 2.0V 2.50 ns Measured between 2.0V and 0.8V 2.50 ns All outputs equally loaded 250 ps Measured at VDD/2 0 ±350 ps
6
6
6
6
Measured at V
Measured at 66.67 MHz, loaded outputs 200 ps Stable power supply, valid clock presented on
10 10
= 66.67 MHz 40.0 50.0 60.0 %
OUT
DD
100
133.3 3
0 700 ps
1.0 ms
REF pin
Notes:
7. All parameters specified with loaded outputs.
3.3V ‘SpreadTrak’ Zero Delay Buffer 6 of 16
MHz
Page 7
ASM5P23S09A
August 2003 ASM5P23S05A
rev 2.0
3.3V ‘SpreadTrak’ Zero Delay Buffer 7 of 16
Page 8
ASM5P23S09A
Measured at VDD/2 on the CLKOUT pins of
3.3 V
August 2003 ASM5P23S05A
rev 2.0
Switching Characteristics for ASM5I23S05A-1H and ASM5I23S09A-1H - Industrial Temperature Devices
Parameter Description Test Conditions Min Typ Max Unit
1/t
t3 Output Rise Time 6 Measured between 0.8V and 2.0V 1.50 ns t4 Output Fall Time 6 Measured between 2.0V and 0.8V 1.50 ns t5 Output-to-output skew 6 All outputs equally loaded 250 ps t6 Delay, REF Rising Edge to
t7 Device-to-Device Skew 6
t8 Output Slew Rate 6 Measured between 0.8V and 2.0V using
tJ Cycle-to-cycle jitter 6 Measured at 66.67 MHz, loaded outputs 200 ps
t
LOCK
Output Frequency 30-pF load
1
10-pF load Duty Cycle 6= (t2 / t1) * 100 Measured at 1.4 V, F Duty Cycle 6= (t2 / t1) * 100 Measured at 1.4 V, F
= 66.67 MHz 40.0 50.0 60.0 %
OUT
< 50.0 MHz 45.0 50.0 55.0
OUT
Measured at VDD /2 0 ± 350 ps CLKOUT Rising Edge 6
the device
Test Circuit #2
PLL Lock Time 6 Stable power supply, valid clock pre sented
on REF pin
10 10
100
133.33
0 700 ps
1 V/ns
1.0 ms
7
MHz
Switching Waveforms Duty Cycle Timing
t
2
1.4 V
1.4 V 1.4 V
All Outputs Rise/Fall Time
2.0 V
OUTPUT
0.8 V
t3
t
1
2.0 V
0.8 V
t4
0 V
3.3V ‘SpreadTrak’ Zero Delay Buffer 8 of 16
Page 9
ASM5P23S09A
August 2003 ASM5P23S05A
rev 2.0
Output - Output Skew
OUTPUT
OUTPUT
1.4 V
1.4 V
t
5
Input - Output Propagation Delay
VDD/2
INPUT
VDD/2
OUTPUT
t
6
Device - Device Skew
VDD/2
CLKOUT, Device 1
CLKOUT, Device 2
VDD/2
t
7
3.3V ‘SpreadTrak’ Zero Delay Buffer 9 of 16
Page 10
ASM5P23S09A
1k10 pF
DD
GND
OUTPUTS
CLK OUT
LOAD
0.1 ÿF
1k0.1 ÿF
0.1 ÿF
0.1 ÿF
DDVDDVDD
GND
GND
GND
OUTPUTS
Test Circuit #1
Test Circuit #2
For parameter t
8
(output slew rate) on
-
1H devic
es
August 2003 ASM5P23S05A
rev 2.0
Test Circuits
V
C
V
3.3V ‘SpreadTrak’ Zero Delay Buffer 10 of 16
Page 11
ASM5P23S09A
C
August 2003 ASM5P23S05A
rev 2.0
Package Information: 8-lead (150-mil) SOIC
H
E
D
A2
A
e
B
A1
D
L
Symbol Dimensions in inches Dimensions in
millimeters
Min Max Min Max
A 0.057 0.071 1.45 1.80 A1 0.004 0.010 0.10 0.25 A2 0.053 0.069 1.35 1.75
B 0.012 0.020 0.31 0.51
C 0.004 0.01 0.10 0.25
D 0.186 0.202 4.72 5.12
E 0.148 0.164 3.75 4.15
e 0.050 BSC 1.27 BSC
H 0.224 0.248 5.70 6.30
L 0.012 0.028 0.30 0.70
3.3V ‘SpreadTrak’ Zero Delay Buffer 11 of 16
Page 12
ASM5P23S09A
C
August 2003 ASM5P23S05A
rev 2.0
Package Information: 16-lead (150 Mil) Molded SOIC
8
9 16
D
e
B
1
A2
PIN 1 ID
H
E
Seating Plane
A1
A
0.004
D
DIMENSIONS
INCHES MILLIMETERS
MIN MAX MIN MAX
A 0.061 0.068 1.55 1.73 A1 0.004 0.0098 0.102 0.249 A2 0.055 0.061 1.40 1.55
h
L
B 0.013 0.019 0.33 0.49
C 0.0075 0.0098 0.191 0.249 D 0.386 0.393 9.80 9.98
E 0.150 0.157 3.81 3.99
e 0.050 BSC 1.27 BSC
H 0.230 0.244 5.84 6.20
h 0.010 0.016 0.25 0.41
L 0.016 0.035 0.41 0.89
3.3V ‘SpreadTrak’ Zero Delay Buffer 12 of 16
Page 13
ASM5P23S09A
C
August 2003 ASM5P23S05A
rev 2.0
Package Information: 16-lead Thin Shrunk Small Outline Package (4.40-MM Body)
8
9
e
D
1
PIN 1 ID
E
H
16
B
A2
A1
A
Seating Plane
D
L
DIMENSIONS (inches) DIMENSIONS (mm)
MIN MAX MIN MAX
A 0.043 1.10 A1 0.002 0.006 0.05 0.15 A2 0.003 0.37 0.85 0.95
B 0.007 0.012 0.19 0.30
C 0.004 0.008 0.09 0.20 D 0.193 2.008 4.90 5.10
E 0.169 0.177 4.30 4.50
e 0.026 BSC 0.65 BSC
H 0.246 0.256 6.25 6.50
L 0.020 0.028 0.50 0.70
3.3V ‘SpreadTrak’ Zero Delay Buffer 13 of 16
Page 14
ASM5P23S09A
C
August 2003 ASM5P23S05A
rev 2.0
Package Information: 16-lead (150-mil) SSOP
8
9
D
e
1
PIN 1 ID
E H
16
A
A1
B
D
0.004
Seating Plane
L
DIMENSIONS (inches) DIMENSIONS (millimeters)
MIN MAX MIN MAX
A 0.049 0.065 1.245 1.651
A1 0.004 0.010 0.102 0.254
B 0.008 0.012 0.203 0.305 C 0.007 0.010 0.178 0.254 D 0.189 0.197 4.801 5.004 E 0.150 0.157 3.81 3.988
e 0.025 BSC 0.635 BSC
H 0.228 0.244 5.791 6.198
L 0.016 0.050 0.406 1.27
3.3V ‘SpreadTrak’ Zero Delay Buffer 14 of 16
Page 15
ASM5P23S09A
August 2003 ASM5P23S05A
rev 2.0
Ordering Codes
Ordering Code Package Type Operating Range
ASM5P23S09A-1-16-ST 16-pin 150-mil SOIC-TUBE Commercial ASM5I23S09A-1-16-ST 16-pin 150-mil SOIC-TUBE Industrial ASM5P23S09A-1-16-SR 16-pin 150-mil SOIC-TAPE & REEL Commercial ASM5I23S09A-1-16-SR 16-pin 150-mil SOIC-TAPE & REEL Industrial ASM5P23S09A-1-16-TT 16-pin 4.4-mm TSSOP-TUBE Commercial ASM5I23S09A-1-16-TT 16-pin 4.4-mm TSSOP-TUBE Industrial ASM5P23S09A-1-16-TR 16-pin 4.4-mm TSSOP-TAPE & REEL Commercial ASM5I23S09A-1-16-TR 16-pin 4.4-mm TSSOP-TAPE & REEL Industrial ASM5P23S09A-1H-16-ST 16-pin 150-mil SOIC-TUBE Commercial ASM5I23S09A-1H-16-ST 16-pin 150-mil SOIC-TUBE Industrial ASM5P23S09A-1H-16-SR 16-pin 150-mil SOIC-TAPE & REEL Commercial ASM5I23S09A-1H-16-SR 16-pin 150-mil SOIC-TAPE & REEL Industrial ASM5P23S09A-1H-16-TT 16-pin 4.4-mm TSSOP-TUBE Commercial ASM5I23S09A-1H-16-TT 16-pin 4.4-mm TSSOP-TUBE Industrial ASM5P23S09A-1H-16-TR 16-pin 4.4-mm TSSOP-TAPE & REEL Commercial ASM5I23S09A-1H-16-TR 16-pin 4.4-mm TSSOP-TAPE & REEL Industrial ASM5P23S05A-1-08-ST 8-pin 150-mil SOIC-TUBE Commercial ASM5I23S05A-1-08-ST 8-pin 150-mil SOIC-TUBE Industrial ASM5P23S05A-1-08-SR 8-pin 150-mil SOIC-TAPE & REEL Commercial ASM5I23S05A-1-08-SR 8-pin 150-mil SOIC-TAPE & REEL Industrial ASM5P23S05A-1-08-TT 8-pin 4.4-mm TSSOP-TUBE Commercial ASM5I23S05A-1-08-TT 8-pin 4.4-mm TSSOP-TUBE Industrial ASM5P23S05A-1-08-TR 8-pin 4.4-mm TSSOP-TAPE & REEL Commercial ASM5I23S05A-1-08-TR 8-pin 4.4-mm TSSOP-TAPE & REEL Industrial ASM5P23S05A-1H-08-ST 8-pin 150-mil SOIC-TUBE Commercial ASM5I23S05A-1H-08-ST 8-pin 150-mil SOIC-TUBE Industrial ASM5P23S05A-1H-08-SR 8-pin 150-mil SOIC-TAPE & REEL Commercial ASM5I23S05A-1H-08-SR 8-pin 150-mil SOIC-TAPE & REEL Industrial ASM5P23S05A-1H-08-TT 8-pin 4.4-mm TSSOP-TUBE Commercial ASM5I23S05A-1H-08-TT 8-pin 4.4-mm TSSOP-TUBE Industrial ASM5P23S05A-1H-08-TR 8-pin 4.4-mm TSSOP-TAPE & REEL Commercial ASM5I23S05A-1H-08-TR 8-pin 4.4-mm TSSOP-TAPE & REEL Industrial
Licensed under US patent Nos 5,488,627 and 5,631,920. Preliminary datasheet. Specification subject to change without notice.
3.3V ‘SpreadTrak’ Zero Delay Buffer 15 of 16
Page 16
ASM5P23S09A
August 2003 ASM5P23S05A
rev 2.0
Alliance Semiconductor Corporation 2595, Augustine Drive, Santa Clara, CA 95054 Tel# 408-855-4900 Fax: 408-855-4999
Copyright © Alliance Semiconductor All Rights Reserved Part Number: ASM5P23S09A
ASM5P23S05A
Document Version: 2.0 8_30_2004
www.alsc.com
© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life -supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.
3.3V ‘SpreadTrak’ Zero Delay Buffer 16 of 16
Page 17
Copyright © Each Manufacturing Company.
All Datasheets cannot be modified without permission.
This datasheet has been download from :
www.AllDataSheet.com
100% Free DataSheet Search Site.
Free Download.
No Register.
Fast Search System.
www.AllDataSheet.com
Loading...