Page 1
6F-3 NO.7, LANE 75, TA-AN ROAD, SEC.1, TAIPEI, TAIWAN, R.O.C.
http://www.aplusinc.com.tw
台北市大安路一段75巷7號6F-3 TEL:886-2-27818277 FAX:886-2-27815779
ASM0406CB/0906CB
DATA SHEET
Page 2
ASM0406CB/0906CB
ASM0406CB/0906CB
- VERY LOW-COST VOICE SYNTHESIZER WITH 4-BIT MICROPROCESSOR
1.0 General Description
The ASM0406CB/0906CB is very low cost voice synthesizer with 4-bit microprocessor. It has
various features including 4-bit ALU, ROM, RAM, I/O ports, timers, clock generator,
watchdog timer ( WDT ), voice synthesizer, etc. It consists of 22 instructions in the device.
With CMOS technology and halt function can minimize power dissipation. Its architecture is similar
to RISC,with two stages of instruction pipeline. It allows all instructions to be executed in a single
cycle, except for program branches and data table read instructions (which need two
instruction cycles).
1.1 Feature
Single power supply can operate from 2.4V through 5.5V
Internal Program ROM: 4K x 10-bit
1 sets of 15-bit DPR can access up to 32K x 10 bits data memory space
Data Registers:
• 64 x 4-bit data RAM (00-1Fh plus 40h-5Fh)
• Unbanked special function registers (SFR) range: 20h-3Fh
I/O Ports:
• PRA: 4-bit I/O Port A (2Bh)
• PRB: 2-bit Output Port B (2Dh)
On-chip clock generator: Resistive Clock Drive(RM)
Timer: 1
• Timer0: a 9-bit auto-reload timer/counter
Stack: 2-level subroutine nesting
HALT and Release from HALT function to reduce power consumption
Watch Dog Timer (WDT)
Instruction: 1-cycle instruction except for table read and program branches which are 2-cycles
Number of instruction: 22
The Voice function can be implemented by microprocessor instruction
• One 8-bit COUT output for ASM0406CB/0906CB
1
Rev 1.0
Page 3
FIGURE 1.1 : Block Diagram of ASM0406CB/0906CB
(12)
]
(4)
)
ASM0406CB/0906CB
Data Bus[3:0]
(ADDR[14:12])
=000b
COUT
PCLATCH(8)
PCH(8) PCL(4)
DPR3,2,1
DLATCH(10)
Data Bus[3:0
Accumlator
ALU(4)
Register(4)
One-Channel
( Voice synthesizer )
COUT
PC[11:0]
ADDR[14:0]
DPR[14:0]
P1,P2,P3,P4
enter test mode
Reset Chip
Reset Chip
ROM_Data[9:0]
Immediate(4
Stack
(2-Level)
ROM_ADDR[14:0]
Program
(Data)
ROM
SRAM
(64 x 4)
00h-1Fh
40h-5Fh
Clock Generator
Tes t s el ect
Power on Reset
RESET pin
Instruction Bus [9:0]
Instruction Bus [9:0]
Timer0(9)
OSC
VDD/GND
PRA0
ROM Latch
Instruction
Latch
Instruction
Decoder
Control Signal
Instruction Bus [9:0]
PRA(4)
PRB(2)
weak or strong
pull-low for PRA,
PRB, PRC
PRASL(4)
2
Rev 1.0
Page 4
FIGURE 1.2 : External ROM Map of ASM0406CB/0906CB
g
ASM0406CB/0906CB
00000h-07FFFh
12bit x 2 STACK
15-bit Data Pointer
Reserved for Testing
ram and data ROM
Pro
PC[11:0]
Reset Vector
00000h
00080h
00080h-003FFh
00400h
00000h-00FFFh
00FFFh(4K)
Data ROM
07FFFh(32Kx10-bits)
3
Rev 1.0
Page 5
1.2 Pin-Out
ASM0406CB/0906CB
ASM0406CB/0906CB Pin-Out
VDD
PRA3-1
PRA0/RESET
OSC
COUT
GND
TEST
PRB0-1
I - Power supply during operation
I/O STI
Std./O.D.
I/O STI
Std./O.D.
I - RM mode Oscillator input
O - Current Output of Audio
I - Circuit Ground Potential
O - Enter Test Mode. ( TEST = High )
O Std./O.D. Output type with standard or Open-Drain output
1.3 Application circuit
I/O port with programmable strong pull-low or weak pull-low or fix-inputfloating capability
Output type with standard or Open-Drain output
I/O port with programmable strong pull-low or weak pull-low or fix-inputfloating capability
Output type with standard or Open-Drain output
Mask option selected as an external RESET pin with weak pull-low capability
4
Rev 1.0
Page 6
1.4 Bonding Diagram
ASM0406CB/0906CB
32K x 10 bit ROM
1
2
3
ASM0406CB/0906CB
CHIP SIZE: X= 1550+80(um) , Y= 1360+80(um)
6 7 8 9 5 4
11
10
Substrate must be connected to GND.
ASM0406CB/0906CB Pad Location Chip Size: X= 1550 + 80 (um), Y=1360 + 80 (um)
PAD # PAD Name X Y PAD # PAD Name X Y
1 RA3 -664.92 -275.52 7 TEST 105.44 -600.2
2 RA2 -664.92 -403.64 8 COUT 303.96 -600.2
3 RA1 -662.64 -600.2 9 VDD 683.04 -600.2
4 RA0 -468.24 -600.2 10 RB0 664.92 -399.2
5 OSC -281.04 -600.2 11 RB1 664.92 -280.8
6 GND -111.72 -600.2
5
Rev 1.0
Page 7
1.5 DC Characteristics for ASM0406CB/0906CB
ASM0406CB/0906CB
SYMBOL PARAMETER VDD MIN. TYP. MAX. UNIT CONDITION
VDD OPERATING VOLTAGE 2.4 3 5.5 V depending on Freq.
Isb STANDBY
Iop
Iih
Ioh OUTPUT HIGH CURRENT
Iol OUTPUT LOW CURRENT
Cout
dF/F
dF/F Fosc VARIATION -20 20 %
SUPPLY
CURRENT
INPUT CURRENT
/Internal pull low
DA CURRENT OUT
(FULL SCALE)
FREQUENCY
OPERATING
STABILITY
31
51
32
57
33
59
5-5.2
3-3
5-8
37
520
34
55.2
-10 10 %
uA
mA
uA
mA 4MHz, RM
(IO Ports with weak
Rosc=850k, 4MHz
4MHz, RM
in HALT Mode
4MHz, RM
IO Floating
4MHz, RM
in HALT Mode
pull-high pull-low)
(IO ports)
Fosc(3v- 2.4v)
Fosc (3v)
VDD=3V,
FIGURE 1.3 : Frequency Range for Rosc in RM mode
Resistor(k ohm) 1200 1000 820 560
3v Freq.(MHz) 2.92 3.51 4.13 7.02
Rosc & Freq.
8
7.02
6
4
Freq. MHz
2
0
0 200 400 600 800 1000 1200 1400
Rosc k ohm
4.13
3.51
2.92
6
Rev 1.0
Loading...