Page 1
AS2842/3/4/5
Current Mode Controller
Features
2.5 V bandgap reference
•
trimmed to 1.0% and
temperature-compensated
Extended temperature range
•
from - 40 to 105° C
AS2842/3 oscillations trimmed
•
for precision duty cycle clamp
AS2844/5 have exact 50% max
•
duty cycle clamp
Advanced oscillator design
•
simplifies synchronization
Improved specs on UVLO
•
and hysteresis provide
more predictable start-up
and shutdown
Improved 5 V regulator provides
•
better AC noise immunity
Guaranteed performance
•
with current sense pulled
below ground
Over-temperature shutdown
•
Description
The AS2842 family of control ICs provide pin-for-pin replacement of the industry standard UC3842 series of devices. The
devices are redesigned to provide significantly improved
tolerances in power supply manufacturing. The 2.5 V reference has been trimmed to 1.0% tolerance. The oscillator
discharge current is trimmed to provide guaranteed duty
cycle clamping rather than specified discharge current. The
circuit is more completely specified to guarantee all parameters impacting power supply manufacturing tolerances.
In addition, the oscillator and flip-flop sections have been
enhanced to provide additional performance. The R
T/CT
pin
now doubles as a synchronization input that can be easily
driven from open collector/open drain logic outputs. This
sync input is a high impedance input and can easily be used
for externally clocked systems. The new flip-flop topology
allows the duty cycle on the AS2844/5 to be guaranteed
between 49 and 50%. The AS2843/5 requires less than
0.5 mA of start-up current over the full temperature range.
Ordering Information
Description Temperature Range Order Codes
8-Pin Plastic DIP -40 to 105° C AS2842/3/4/5N
8-Pin Plastic SOIC -40 to 105° C AS2842/3/4/5D-8
Pin Configuration
PDIP (N)
FB
SENSE
T/CT
ASTEC Semiconductor
—
Top view
81COMP V
REG
72V
V
CC
63I
OUT
54R
GND
37
SENSE
T/CT
8L SOIC (D)
81COMP V
REG
72V
FB
V
CC
63I
OUT
54R
GND
Page 2
AS2842/3/4/5
Current Mode Controller
Functional Block Diagram
1
COMP
+
T
–
ERROR AMP
PWM
COMPARATOR
(3.0 V)
(1.3 V)
(0.6 V)
(5 V)
2
V
FB
3
I
SENSE
4 5
RT/C
(5.0 V)
(2.5 V)
2R
(1.0 V)
R
–
+
–
+
–
+
–
+
Figure 1. Block Diagram of the AS2842/3/4/5
OSCILLATOR
FF
S
R
FF
S
R
OVER
TEMPERATURE
5 V
REGULATOR
PWM LOGIC
(5.0 V)
REF OK
(4 V)
UVLO
CLK ÷ 2 [3844/45]
CLK [3842/43]
FF
T
(4 V)
8
V
REG
7
V
CC
6
OUT
GND
Pin Function Description
Pin Number Function Description
1 COMP This pin is the error amplifier output. Typically used to provide loop compensation to
maintain VFB at 2.5 V.
2V
3I
4R
FB
SENSE
T/CT
5 GND Circuit common ground, power ground, and IC substrate.
6 OUT This output is designed to directly drive a power MOSFET switch. This output can sink
7VCCPositive supply voltage for the IC.
8V
ASTEC Semiconductor
REG
Inverting input of the error amplifier. The non-inverting input is a trimmed 2.5 V
bandgap reference.
A voltage proportional to inductor current is connected to the input. The PWM uses
this information to terminate the gate drive of the output.
Oscillator frequency and maximum output duty cycle are set by connecting a resistor
(R
) to V
T
and a capacitor (CT) to ground. Pulling this pin to ground or to V
REG
REG
will
accomplish a synchronization function.
or source peak currents up to 1A. The output for the AS2844/5 switches at one-half the
oscillator frequency.
This 5 V regulated output provides charging current for the capacitor C
through the
T
resistor RT.
38
Page 3
Current Mode Controller
AS2842/3/4/5
Absolute Maximum Ratings
Parameter Symbol Rating Unit
Supply Voltage (ICC < 30 mA) V
Supply Voltage (Low Impedance Source) V
Output Current I
CC
CC
OUT
Output Energy (Capacitive Load) 5 µJ
Analog Inputs (Pin 2, Pin 3) –0.3 to 30 V
Error Amp Sink Current 10 mA
Maximum Power Dissipation P
D
8L SOIC 750 mW
8L PDIP 1000 mW
Self-Limiting V
30 V
±1A
Maximum Junction Temperature T
Storage Temperature Range T
Lead Temperature, Soldering 10 Seconds T
Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or any other conditions above indicated in the operational sections of this
specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Recommended Conditions
Parameter Symbol Rating Unit
Supply Voltage V
AS2842,4 15 V
CC
Typical Thermal Resistances
Package θ
8L PDIP 95° C/W 50° C/W 10.5 mW/°C
8L SOIC 175° C/W 45° C/W 5.7 mW/°C
J
STG
L
JA
150 °C
–65 to 150 °C
300 °C
θ
JC
Typical Derating
AS2843,5 10 V
Oscillator f
OSC
50 to 500 kHz
ASTEC Semiconductor
39
Page 4
AS2842/3/4/5
Current Mode Controller
Electrical Characteristics
Electrical characteristics are guaranteed over full junction temperature range (-40 to 105° C ). Ambient temperature must be derated based
on power dissipation and package thermal characteristics. The conditions are: V
stated. To override UVLO, V
should be raised above 17 V prior to test.
CC
Parameter Symbol Test Condition Min Typ Max Unit
5 V Regulator
Output Voltage V
REG
TJ = 25° C, I
= 1 mA 4.95 5.00 5.05 V
REG
Line Regulation PSRR 12 ≤ VCC ≤ 25 V 2 10 mV
Load Regulation 1 ≤ I
Temperature Stability
Total Output Variation
Long-term Stability
Output Noise Voltage V
Short Circuit Current I
1
1
1
TC
NOISE
SC
REG
≤ 20 mA 2 10 mV
REG
Line, load, temperature 4.85 5.15 V
Over 1,000 hrs at 25° C525mV
10 Hz ≤ f ≤ 100 kHz, TJ = 25° C50µV
2.5 V Internal Reference
Nominal Voltage V
FB
Line Regulation PSRR 12 V ≤ V
Load Regulation 1 ≤ I
Temperature Stability
Total Output Variation
Long-term Stability
1
1
1
TC
VFB
T = 25° C; I
REG
= 1 mA 2.475 2.500 2.525 V
REG
≤ 25 V 2 5 mV
CC
≤ 20 mA 2 5 mV
Line, load, temperature 2.450 2.500 2.550 V
Over 1,000 hrs at 125° C 2 12 mV
Oscillator
Initial Accuracy f
OSC
TJ = 25° C 475257kHz
Voltage Stability 12 V ≤ VCC ≤ 25 V 0.2 1 %
Temperature Stability
Amplitude f
Upper Trip Point V
Lower Trip Point V
Sync Threshold V
Discharge Current I
1
TC
OSC
D
f
H
L
SYNC
T
≤ TJ≤ T
MIN
V
RT/CT
MAX
peak-to-peak 1.6 V
Duty Cycle Limit RT = 680 Ω, CT = 5.3 nF, TJ = 25° C465052%
= 15 V, RT = 10 kΩ, and CT = 3.3 nF, unless otherwise
CC
0.2 0.4 mV/°C
30 100 180 mA
0.1 0.2 mV/°C
5%
2.9 V
1.3 V
400 600 800 mV
7.5 8.7 9.5 mA
ASTEC Semiconductor
40
Page 5
Current Mode Controller
AS2842/3/4/5
Electrical Characteristics (cont’d)
Electrical characteristics are guaranteed over full junction temperature range (-40 to 105° C ). Ambient temperature must be derated based
on power dissipation and package thermal characteristics. The conditions are: VCC = 15 V, RT = 10 kΩ, and CT = 3.3 nF, unless otherwise stated.
To override UVLO, V
Parameter Symbol Test Condition Min Typ Max Unit
Error Amplifier
Input Voltage V
Input Bias Current I
Voltage Gain A
Transconductance G
Unity Gain Bandwidth
Power Supply Rejection Ratio PSRR 12 ≤ VCC ≤ 25 V 60 70 dB
Output Sink Current I
Output Source Current I
Output Swing High V
Output Swing Low V
Current Sense Comparator
Transfer Gain
I
SENSE
2,3
Level Shift
Maximum Input Signal
Power Supply Rejection Ratio PSRR 12 ≤ V
Input Bias Current I
Propagation Delay to Output1t
Output
Output Low Level V
Output High Level V
Rise Time
Fall Time
1
1
Housekeeping
Start-up Threshold VCC(on) 2842/4 15 16 17 V
Minimum Operating Voltage VCC(min) 2842/4 9 10 11 V
After Turn On 2843/5 7.0 7.6 8.2 V
Output Low Level in UV State V
Over-Temperature Shutdown4T
should be raised above 17 V prior to test.
CC
FB
BIAS
VOL
m
1
2
2
GBW 0.8 1.2 MHz
COMPL
COMPH
COMPH
COMPL
AV
CS
V
LS
BIAS
PD
OL
V
OL
OH
V
OH
t
R
t
F
2843/5 7.8 8.4 9.0 V
OUV
OT
I
SINK
TJ = 25° C 2.475 2.50 2.525 V
–0.1 –1 µA
2 ≤ V
≤ 4 V 65 90 dB
COMP
1 mA/mV
VFB = 2.7 V, V
VFB = 2.3 V, V
= 1.1V 2 6 mA
COMP
= 5 V 0.5 0.8 mA
COMP
VFB = 2.3 V, RL = 15 kΩ to Ground 5 5.5 V
VFB = 2.7 V, RL = 15 kΩ to Pin 8 0.7 1.1 V
–0.2 ≤ V
V
SENSE
V
COMP
≤ 0.8 V 2.85 3.0 3.15 V/V
SENSE
= 0 V 1.5 V
= 5 V 0.9 1 1.1 V
≤ 25 V 70 dB
CC
–1 –10 µA
85 150 ns
I
= 20 mA 0.1 0.4 V
SINK
I
= 200 mA 1.5 2.2 V
SINK
I
= 20mA 13 13.5 V
SOURCE
I
= 200mA 12 13.5 V
SOURCE
CL = 1 nF 50 150 ns
CL = 1 nF 50 150 ns
= 20 mA, VCC = 6 V 1.5 2.0 V
125 °C
ASTEC Semiconductor
41
Page 6
AS2842/3/4/5
Current Mode Controller
Electrical Characteristics (cont’d)
Electrical characteristics are guaranteed over full junction temperature range (-40 to 105° C ). Ambient temperature must be derated based
on power dissipation and package thermal characteristics. The conditions are: VCC = 15 V, RT = 10 kΩ, and CT = 3.3 nF, unless otherwise stated.
To override UVLO, V
Parameter Symbol Test Condition Min Typ Max Unit
PWM
Maximum Duty Cycle D
Minimum Duty Cycle D
Maximum Duty Cycle D
Minimum Duty Cycle D
Supply Current
Start-up Current I
Operating Supply Current I
V
Zener Voltage V
CC
Notes:
1. This parameter is not 100% tested in production.
2. Parameter measured at trip point of PWM latch.
3. Transfer gain is the relationship between current sense input and corresponding error amplifier output at the PWM latch trip point
and is mathematically expressed as follows:
4. At the over-temperature threshold, TOT, the oscillator is disabled. The 5 V reference and the PWM stages, including the PWM
latch, remain powered.
should be raised above 17 V prior to test.
CC
max
min
max
min
CC
2842/3 94 97 100 %
2842/3 0 %
2844/5 49 49.5 50 %
2844/5 0 %
2842/4, VFB = V
2843/5, VFB = V
CC
Z
ICC = 25 mA 30 V
I
∆
COMP
A
=−≤≤
V
∆
SENSE
= 0 V, VCC = 14 V 0.5 1.0 mA
SENSE
= 0 V, VCC = 7 V 0.3 0.5 mA
SENSE
917mA
; 0.2 V 0.8
SENSE
V
ASTEC Semiconductor
42
Page 7
Current Mode Controller
Typical Performance Curves
Supply Current vs Supply Voltage Output Voltage vs Supply Voltage
25
AS2842/3/4/5
25
20
15
10
– Supply Current (mA)
CC
I
5
AS2843/5
0
0
52035
AS2842/4
10
15
VCC – Supply Voltage (V)
Figure 2 Figure 3
Regulator Output Voltage vs
Ambient Temperature
5.04
5.02
5.00
4.98
4.96
– Regulator Output (V)
4.94
REG
V
4.92
20
15
10
– Output Voltage (V)
OUT
V
5
25
30
0
0
AS2843/5
52030
AS2842/4
10 15 25
VCC – Supply Voltage (V)
Regulator Short Circuit Current vs
Ambient Temperature
180
140
120
100
80
– Regulator Short Circuit (mA)
REG
I
60
4.90
ASTEC Semiconductor
–60
–30
40
–30
0
TA – Ambient Temperature (°C)
Figure 4 Figure 5
60
30
120
90 150
–60
TA – Ambient Temperature (°C)
43
0
30
60
90 150
120
Page 8
AS2842/3/4/5
Typical Performance Curves
Regulator Load Regulation
0
–4
–8
Current Mode Controller
Maximum Duty Cycle vs Timing
Resistor
100
80
–12
–16
– Regulator Voltage Change (mV)
REG
–20
∆V
–24
0
150° C 25° C –55° C
40
20
ISC – Regulator Source Current (mA)
60
Figure 6 Figure 7
Timing Capacitor vs Oscillator
Frequency
100
10
RT = 1 kΩ
1
– Timing Capacitor (nF)
T
C
RT = 2.2 kΩ
RT = 4.7 kΩ
RT = 10 kΩ
100 140
80
120
RT = 680 Ω
60
Maximum Duty Cycle (%)
40
20
0.3
1
RT – Timing Register (kΩ)
Maximum Duty Cycle Temperature
Stability
100
90
80
70
60
Maximum Duty Cycle (%)
50
3
RT = 10 kΩ
RT = 2.2 kΩ
RT = 1 kΩ
RT = 680 Ω
10
0.1
10
ASTEC Semiconductor
40
–35 –15 5 25 65 85 105
F
– Oscillator Frequency (kHz)
OSC
100 1 M
Figure 8 Figure 9
–55
44
TA – Ambient Temperature
45 125
Page 9
Current Mode Controller
Typical Performance Curves
AS2842/3/4/5
Current Sense Input Threshold vs
Error Amp Output Voltage
1.2
1.0
0.8
0.6
TA = 125° C
0.4
0.2
0
– Current Sense Input Threshold (V)
SENSE
–0.2
V
–0.4
0
TA = –55° C
1356
24
V
– Error Amp Output Voltage (V)
COMP
Figure 10 Figure 11
TA = 25° C
Error Amp Input Voltage vs Ambient
Temperature
2.510
2.500
2.490
2.480
– Error Amp Input Voltage (V)
FB
V
2.470
2.460
–30 60 120
–60
0 30 90 150
TA – Ambient Temperature (°C)
Output Sink Capability In UnderVoltage Mode Output Saturation Voltage
1 A
VCC = 6 V
= 25° C
T
A
0
TJ = 125° C
–1
VFB = V
COMP
VCC = 15 V
Source Saturation
– V
V
OUT
CC
100
10
– Output Sink Current (mA)
OUT
I
1
0
ASTEC Semiconductor
0.5 1 2
–2
3
2
– Output Saturation Voltage (V)
SAT
V
V
– Output Voltage (V)
OUT
Figure 12 Figure 13
1.5 2.5
Sink Saturation
1
0
10
I
– Output Saturation Current (mA)
OUT
45
TJ = –55° C
T
= 25° C
J
100 500
TJ = 125° C
Page 10
AS2842/3/4/5
Current Mode Controller
Application Information
The AS2842/3/4/5 family of current-mode control
ICs are low cost, high performance controllers
which are pin compatible with the industry
standard UC2842 series of devices. Suitable for
many switch mode power supply applications,
these ICs have been optimized for use in high
frequency off-line and DC-DC converters.
The AS2842 has been enhanced to provide
significantly improved performance, resulting in
exceptionally better tolerances in power supply
manufacturing. In addition, all electrical characteristics are guaranteed over the full 0 to 105 °C
temperature range. Among the many enhancements are: a precision trimmed 2.5 volt reference (±0.5% of nominal at the error amplifier
input), a significantly reduced propagation delay
from current sense input to the IC output, a
trimmed oscillator for precise duty-cycle clamping, a modified flip-flop scheme that gives a true
50% duty ratio clamp on 2844/45 types, and
an improved 5 V regulator for better AC noise
immunity. Furthermore, the AS2842 provides
guaranteed performance with current sense
input below ground. The advanced oscillator
design greatly simplifies synchronization. The
device is more completely specified to guarantee
all parameters that impact power supply
manufacturing tolerances.
AC LINE
V
DC
R <
V
DC MIN
1 mA
>1 mA
R
Section 1— Theory of Operation
The functional block diagram of the AS2842 is
shown in Figure 1. The IC is comprised of the
six basic functions necessary to implement
current mode control; the under voltage lockout;
the reference; the oscillator; the error amplifier;
the current sense comparator/PWM latch;
and the output. The following paragraphs will
describe the theory of operation of each of the
functional blocks.
1.1 Undervoltage lockout (UVLO)
The undervoltage lockout function of the AS2842
holds the IC in a low quiescent current (≤ 1 mA)
“standby” mode until the supply voltage (V
exceeds the upper UVLO threshold voltage. This
guarantees that all of the IC’s internal circuitry
are properly biased and fully functional before
the output stage is enabled. Once the IC turns on,
the UVLO threshold shifts to a lower level (hysteresis) to prevent V
The low quiescent current standby mode of the
AS2842 allows “bootstrapping” — a technique
used in off-line converters to start the IC from the
rectified AC line voltage initially, after which power
to the IC is provided by an auxiliary winding off
the power supply’s main transformer. Figure 14
shows a typical bootstrap circuit where capacitor
AS284x
V
7
CC
5
GND
IC ENABLE
16 V/10 V (2842/4)
8.4 V/7.8 V (2843/5)
oscillations.
CC
PRI SEC
6
OUT
CC
)
ASTEC Semiconductor
+
+
C
Figure 14. Bootstrap Circuit
46
AUX
Page 11
Current Mode Controller
AS2842/3/4/5
(C) is charged via resistor (R) from the rectified
AC line. When the voltage on the capacitor (VCC)
reaches the upper UVLO threshold, the IC (and
hence, the power supply) turns on and the voltage on C begins to quickly discharge due to the
increased operating current. During this time, the
auxiliary winding begins to supply the current
necessary to run the IC. The capacitor must be
sufficiently large to maintain a voltage greater
than the lower UVLO threshold during start up.
The value of R must be selected to provide
greater than 1 mA of current at the minimum DC
bus voltage (R < VDCmin/1 mA).
The UVLO feature of the AS2842 has significant
advantages over standard 2842 devices. First,
the UVLO thresholds are based on a temperature compensated band gap reference rather
than conventional zeners. Second, the UVLO
disables the output at power down, offering additional protection in cases where V
is heavily
REG
decoupled. The UVLO on some 2842 devices
shuts down the 5 volt regulator only, which
results in eventual power down of the output only
after the 5 volt rail collapses. This can lead to
unwanted stresses on the switching devices during power down. The AS2842 has two separate
comparators which monitor both V
and V
CC
and hold the output low if either are not within
specification.
The AS2842 family offers two different UVLO
options. The AS2842/4 has UVLO thresholds of
16 volts (on) and 10 volts (off). The AS2843/5 has
UVLO levels of 8.4 volts (on) and 7.6 volts (off).
1.2 Reference (V
and VFB)
REG
The AS2842 effectively has two precise band
gap based temperature compensated voltage
references. Most obvious is the V
pin (pin 8)
REG
which is the output of a series pass regulator.
This 5.0 V output is normally used to provide
charging current to the oscillator’s timing
trimmed internal 2.5 V reference which is connected to the non-inverting (+) input of the error
amplifier. The tolerance of the internal reference
is ±0.5% over the full specified temperature range,
and ±1% for V
The reference section of the AS2842 is greatly
improved over the standard 2842 in a number of
ways. For example, in a closed loop system, the
voltage at the error amplifier’s inverting input
(V
voltage at the non-inverting input. Thus, V
the voltage which sets the accuracy of the entire
system. The 2.5 V reference of the AS2842 is
tightly trimmed for precision at V
errors caused by the op amp, and is specified
over temperature. This method of trim provides a
precise reference voltage for the error amplifier
while maintaining the original 5 V regulator specifications. In addition, force/sense (Kelvin) bonding to the package pin is utilized to further improve the 5 V load regulation. Standard 2842’s,
on the other hand, specify tight regulation for the
5 V output only and rate it over line, load and
temperature. The voltage at V
critical importance, is loosely specified and only
at 25° C.
REF
The reference section, in addition to providing a
precise DC reference voltage, also powers most
of the IC’s internal circuitry. Switching noise,
therefore, can be internally coupled onto the
reference. With this in mind, all of the logic within
the AS2842 was designed with ECL type circuitry
which generates less switching noise because it
runs at essentially constant current regardless of
logic state. This, together with improved AC
noise rejection, results in substantially less switching noise on the 5 V output.
The reference output is short circuit protected
and can safely deliver more than 20 mA to power
external circuitry.
capacitor (Section 1.3). In addition, there is a
REG.
, pin 1) is forced by the loop to match the
FB
is
FB
, including
FB
, which is of
FB
ASTEC Semiconductor
47
Page 12
AS2842/3/4/5
1.3 Oscillator
Current Mode Controller
The newly designed oscillator of the AS2842 is
enhanced to give significantly improved performance. These enhancements are discussed in
the following paragraphs. The basic operation of
the oscillator is as follows:
A simple RC network is used to program the
frequency and the maximum duty ratio of the
AS2842 output. See Figure 15. Timing capacitor
) is charged through timing resistor (RT) from
(C
T
the fixed 5.0 V at V
. During the charging time,
REG
the OUT (pin 6) is high. Assuming that the output
is not terminated by the PWM latch, when the
voltage across C
reaches the upper oscillator
T
trip point (≈3.0 V), an internal current sink from
pin 4 to ground is turned on and discharges C
towards the lower trip point. During this discharge time, an internal clock pulse blanks the
output to its low state. When the voltage across
C
reaches the lower trip point (≈1.3 V), the
T
The nature of the AS2842 oscillator circuit is such
that, for a given frequency, many combinations of
RT and CT are possible. However, only one value
of R
a given frequency. Since a precise maximum
duty ratio clamp is critical for many power supply
designs, the oscillator discharge current is
trimmed in a unique manner which provides
significantly improved tolerances as explained
later in this section. In addition, the AS2844/5
options have an internal flip-flop which effectively
blanks every other output pulse (the oscillator
runs at twice the output frequency), providing an
absolute maximum 50% duty ratio regardless of
discharge time.
T
1.3.1 Selecting timing components RT and
C
The values of RT and CT can be determined
mathematically by the following expressions:
current sink is turned off, the output goes high,
and the cycle repeats. Since the output is blanked
during the discharge of C
, it is the discharge time
T
which controls the output deadtime and hence,
the maximum duty ratio.
will yield the desired maximum duty ratio at
T
T
C
=
T
R
D
K
L
ln
ƒ
T
OSC
K
H
1.63
D
=
R
ƒ
T
OSC
1
()
8
R
T
4
C
T
ASTEC Semiconductor
PWM
I
D
7 V
CC
5 V REG
CLOCK
OSCILLATOR
6 OUTPUT
AS2842
5 GND
Figure 15. Oscillator Set-up and Waveforms
48
OUTPUT
OUTPUT
C
T
Large R
C
T
Small R
/Small C
T
/ Large C
T
T
T
Page 13
Current Mode Controller
11
DD
KK
V
R
REG
=⋅
T
I
D
=⋅
582
K
=
L
() ()
KK
() ()
LH
0 736 0 432
..
()
0 736 0 432
(. ) (. )
V
−
REG
V
REG
–
LH
D
−−
11
D
–
11
DD
−
()
11
D
−−
D
−
V
L
≈
0.736 3
2
()
D
D
D
D
Table 1. RT vs Maximum Duty
Ratio
RT (Ω) Dmax
470 22%
560 37%
683 50%
750 54%
()
820 58%
910 63%
AS2842/3/4/5
V
−
V
K
H
where f
REG
=
is the oscillator frequency, D is the
osc
maximum duty ratio, V
V
H
≈
0.4 432
H
is the oscillator’s upper
H
()
trip point, VL is the lower trip point, VR is the
Reference voltage, ID is the discharge current.
Table 1 lists some common values of R
and the
T
corresponding maximum duty ratio. To select the
timing components; first, use Table 1 or equation
(2) to determine the value of R
that will yield the
T
desired maximum duty ratio. Then, use equation
(1) to calculate the value of C
For example, for
T.
a switching frequency of 250 kHz and a maximum duty ratio of 50%, the value of R
, from
T
Table 1, is 683 Ω. Applying this value to equation
(1) and solving for CT gives a value of 4700 pF. In
practice, some fine tuning of the initial values
may be necessary during design. However, due
to the advanced design of the AS2842 oscillator,
once the final values are determined, they will
yield repeatable results, thus eliminating the need
for additional trimming of the timing components
during manufacturing.
that compensates for all of the tolerances within
the device (such as the tolerances of V
propagation delays, the oscillator trip points,
etc.) which have an effect on the frequency and
maximum duty ratio. For example, if the combined tolerances
1.3.2 Oscillator enhancements
The AS2842 oscillator is trimmed to provide
guaranteed duty ratio clamping. This means that
the discharge current (I
) is trimmed to a value
D
above nominal, then ID is trimmed to 0.5% above
nominal. This method of trimming virtually
eliminates the need to trim external oscillator
components during power supply manufactur-
1,000 66%
1,200 72%
1,500 77%
1,800 81%
2,200 85%
2,700 88%
3,300 90%
3,900 91%
4,700 93%
5,600 94%
6,800 95%
8,200 96%
10,000 97%
18,000 98%
of a particular device are 0.5%
REG
,
ASTEC Semiconductor
49
Page 14
AS2842/3/4/5
Current Mode Controller
ing. Standard 2842 devices specify or trim only
for a specific value of discharge current. This
makes precise and repeatable duty ratio clamping virtually impossible due to other IC tolerances. The AS2844/5 provides true 50% duty
ratio clamping by virtue of excluding from its flipflop scheme, the normal output blanking associated with the discharge of C
. Standard AS2844/
T
5 devices include the output blanking associated
with the discharge of C
, resulting in somewhat
T
less than a 50% duty ratio.
1.3.3 Synchronization
The advanced design of the AS2842 oscillator
simplifies synchronizing the frequency of two or
more devices to each other or to an external
clock. The R
doubles as a synchronization
T/CT
input which can easily be driven from any open
1.4 Error amplifier (COMP)
The AS2842 error amplifier is a wide bandwidth,
internally compensated operational amplifier
which provides a high DC open loop gain (90 dB).
The input to the amplifier is a PNP differential
pair. The non-inverting (+) input is internally
connected to the 2.5 V reference, and the inverting (–) input is available at pin 2 (V
of the error amplifier consists of an active pulldown and a 0.8 mA current source pull-up as
shown in Figure 17. This type of output stage
allows easy implementation of soft start, latched
shutdown and reduced current sense clamp functions. It also permits wire “OR-ing” of the error
amplifier outputs of several 2842s, or complete
bypass of the error amplifier when its output is
forced to remain in its “pull-up” condition.
collector logic output. Figure 16 shows some
simple circuits for implementing synchronization.
Open
Collector
Output
8
V
REG
R
A 2842
T
4
R
T/CT
GND
C
T
5
Open
Collector
Output
3 K
2 K
5 V
R
T/CT
CMOS
). The output
FB
3 K
2 K
RT/C
T
ASTEC Semiconductor
SYNC EXTERNAL CLOCK
COMPENSATION
From
V
OUT
NETWORK
Figure 16. Synchronization
1 COMP
E/A
–
V
2
FB
0.8 mA
+
2.50 V
Figure 17. Error Amplifier Compensation
50
TO
PWM
Page 15
Current Mode Controller
AS2842/3/4/5
In most typical power supply designs, the
converter’s output voltage is divided down and
monitored at the error amplifier’s inverting input,
V
. A simple resistor divider network is used and
FB
is scaled such that the voltage at VFB is 2.5 V
when the converter’s output is at the desired
voltage. The voltage at V
is then compared to
FB
the internal 2.5 V reference and any slight difference is amplified by the high gain of the error
amplifier. The resulting error amplifier output is
level shifted by two diode drops and is then
divided by three to provide a 0 to 1 V reference
(V
) to one input of the current sense compara-
E
tor. The level shifting reduces the input voltage
range of the current sense input and prevents the
output from going high when the error amplifier
output is forced to its low state. An internal clamp
limits V
to 1.0 V. The purpose of the clamp is
E
discussed in Section 1.5.
1.4.1 Loop compensation
Loop compensation of a power supply is necessary to ensure stability and provide good
line/load regulation and dynamic response.
It is normally provided by a compensation
in Figure 17. The type of network used depends
on the converter topology and in particular, the
characteristics of the major functional blocks
within the supply - i.e. the error amplifier, the
modulator/switching circuit, and the output filter.
In general, the network is designed such that the
converters overall gain/phase response
approaches that of a single pole with a –20 dB/
decade rolloff, crossing unity gain at the highest
possible frequency (up to f
dynamic response, with adequate phase margin
(> 45°) to ensure stability.
Figure 18 shows the Gain/Phase response of the
error amplifier. The unity gain crossing is at
1.2 MHz with approximately 57° C of phase
margin. This information is useful in determining
the configuration and characteristics required for
the compensation network.
One of the simplest types of compensation networks is shown in Figure 19. An RC network
provides a single pole which is normally set to
compensate for the zero introduced by the the
output capacitor’s ESR. The frequency of the
pole (f
network connected between the error amplifier’s
output (COMP) and inverting input as shown
150
120
7
240
210
180
90
60
30
0
–30
–60
Phase (Degrees)
51
80
Phase
2
Gain
10310
Frequency (Hz)
AS2842
60
40
Gain (dB)
20
0
–20
1
10
10
Figure 18. Gain/Phase Response of the
ASTEC Semiconductor
4
5
10610
10
/4) for good
SW
) is determined by the formula;
P
2
π
R
I
1
RC
ƒƒ
R
BIAS
2.50 V
C
F
R
F
–
E/A
+
ƒ=
P
V
OUT
Figure 19. A Typical Compensation Network
(5)
To PWM
Page 16
AS2842/3/4/5
Current Mode Controller
Resistors R1 and RF set the low frequency gain
and should be chosen to provide the highest
possible gain, without exceeding the unity gain
crossing frequency limit of f
SW
/4. R
, in con-
BIAS
junction with R1, sets the converter’s output voltage; but has no effect on the loop gain/phase
response.
There are a few converter design considerations
associated with the error amplifier. First, the
values of the divider network (R
and R
1
BIAS
should be kept low in order to minimize errors
caused by the error amplifier’s input bias current
( –1.0 µA). An output voltage error equal to the
product of the input bias current and the equivalent divider resistance, can be quite significant
with divider values greater than 5 kΩ. Low divider
resistor values also help to improve the noise
immunity of the sensitive V
input.
FB
The second consideration is that the error amplifier will typically source only 0.8 mA; thus, the
value of feedback resistance (R
) should be no
F
lower than 5 kΩ in order to maintain the error
amplifier’s full output range. In practice, however, the feedback resistance required is usually
much greater than 5 kΩ, hence this limitation is
normally not a problem.
Some power supply topologies may require a
more elaborate compensation network. For example, flyback and boost converters operating
with continuous current have transfer functions
that include a right half plane (RHP) zero. These
types of systems require an additional pole
element within the compensation network.
A detailed discussion of loop compensation, however, is beyond the scope of this application note.
1.5 I
current comparator/PWM latch
SENSE
The current sense comparator (sometimes called
the PWM comparator) and accompanying
latch circuitry make up the pulse width modulator
(PWM). It provides pulse-by-pulse current
sensing/limiting and generates a variable duty
ratio pulse train which controls the output voltage
of the power supply. Included is a high speed
comparator followed by ECL type logic circuitry
which has very low propagation delays and switching noise. This is essential for high frequency
power supply designs. The comparator has been
designed to provide guaranteed performance
with the current sense input below ground. The
PWM latch ensures that only one pulse is al-
)
lowed at the output for each oscillator period.
The inverting input to the current sense compara-
tor is internally connected to the level shifted
output of the error amplifier (V
the previous section. The non-inverting input is
the I
inductor current of the converter.
Figure 20 shows the current sense/PWM circuitry of the AS2842, and associated waveforms.
The output is set high by an internal clock pulse
and remains high until one of two conditions
occur; 1) the oscillator times out (Section 1.3 )or
2) the PWM latch is set by the current sense
comparator. During the time when the output is
high, the converter’s switching device is turned
on and current flows through resistor R
produces a stepped ramp waveform at pin 3 as
shown in Figure 20. The current will continue to
ramp up until it reaches the level of V
inverting input. At that point, the comparator’s
output goes high, setting the PWM latch and the
output pulse is then terminated. Thus, V
variable reference for the current sense comparator, and it controls the peak current sensed
by R
proportion to changes in the input voltage/current (inner control loop) while V
tion to changes in the converters output voltage/
current (outer control loop). The two control loops
merge at the current sense comparator, producing a variable duty ratio pulse train that controls
the output of the converter.
as discussed in
E)
input (pin 3). It monitors the switched
SENSE
. This
S
at the
E
is a
E
on a cycle-by-cycle basis. VS varies in
S
varies in propor-
E
ASTEC Semiconductor
52
Page 17
Current Mode Controller
AS2842/3/4/5
AS2842/3/4/5
COMP
1
ERROR AMP
+
2.5 V
2
3
4
V
S
C
V
FB
1 V
CURRENT
SENSE
RT/CT
–
PWM
COMPARATOR
V
E
–
+
CLOCK
R
Leadong Edge Filter
Figure 20. Current Sense/PWN Latch Circuit and Waveforms
2R
R
PWM LOGIC
FF
S
R
5 V REG
The current sense comparator’s inverting input is
internally clamped to a level of 1.0 V to provide a
current limit (or power limit for multiple output
supplies) function. The value of R
is selected to
S
produce 1.0 V at the maximum allowed current.
For example, if 1.5 A is the maximum allowed
peak inductor current, then R
is selected to
S
equal 1 V/1.5 A = 0.66 Ω. In high power applications, power dissipation in the current sense
resistor may become intolerable. In such a case,
a current transformer can be used to step down
the current seen by the sense resistor. See
V
OUTPUT
GND
1.6 Output (OUT)
The output stage of the AS2842 is a high current
totem-pole configuration that is well suited for
directly driving power MOSFETs. It is capable of
sourcing and sinking up to 1 A of peak current.
Cross conduction losses in the output stage have
been minimized resulting in lower power dissipation in the device. This is particularly important for
high frequency operation. During undervoltage
shutdown conditions, the output is active low.
This eliminates the need for an external pulldown
resistor.
Figure 21.
1.7 Over-temperature shutdown
REG
V
CC
V
IN
8
PRI SEC
7
6
5
R
CLOCK
OUTPUT
I
S
S
V
E
V
S
V
S
I
RS
S
VS = RS
( )
N
Figure 21. Optional Current Transformer
ASTEC Semiconductor
N:1
The AS2842 has a built-in over-temperature
shutdown which will limit the die temperature to
I
S
130° C typically. When the over-temperature
condition is reached, the oscillator is disabled. All
other circuit blocks remain operational. Therefore, when the oscillator stops running, output
pulses terminate without losing control of the
supply or losing any peripheral functions that
may be running off the 5 V regulator. The output
may go high during the final cycle, but the PWM
53
Page 18
AS2842/3/4/5
Current Mode Controller
latch is still fully operative, and the normal termination of this cycle by the current sense comparator will latch the output low until the overtemperature condition is rectified. Cycling the
power will reset the over-temperature disable
mechanism, or the chip will re-start after cooling
it approximately equals the duration of the spike.
A good choice for R
is optimum for the filter and at the same
time, it simplifies the determination of R
(Section 2.2). If the duration of the spike is, for
example, 100 ns, then C is determined by:
through a nominal hysteresis band.
Section 2 – Design Considerations
2.1 Leading edge filter
The current sensed by R
contains a leading
S
edge spike as shown in Figure 20. This spike is
caused by parasitic elements within the circuit
including the interwinding capacitance of the
power transformer and the recovery characteristics of the rectifier diode(s). The spike, if not
properly filtered, can cause stability problems by
prematurely terminating the output pulse.
A simple RC filter is used to suppress the spike.
2.2 Slope compensation
Current-mode controlled converters can experience instabilities or subharmonic oscillations
when operated at duty ratios greater than 50%.
Two different phenomena can occur as shown
The time constant should be chosen such that
IL2
I
V
E
I
AVG 2
I
AVG 1
1
m
1
L
I
PK
m
2
V
∆I
C =
E
Time Constant
k
1
ns
100
=
k
1
Ω
=
m
100
1
pF
is 1 kΩ, as this value
1
Ω
∆I'
m
2
SLOPE
(6)
T
0
V
E
IL2
1
I
L
T
0
ASTEC Semiconductor
m
I
D
1
AVG 1
D
D
1
(a)
m = m
/2
2
= I
AVG 2
1
(c)
m
T
2
1
2
D
T
2
1
Figure 22. Slope Compensation
T
D
0
1
(b)
V
E
m
∆I
T
D
0
m = m
1
1
(d)
D
/2
2
M
2
D
T
2
1
∆I'
T
2
1
54
Page 19
Current Mode Controller
(a)(
)
AS2842/3/4/5
graphically in Figure 22.
First, current-mode controllers detect and control
the peak inductor current, where as the
converter’s output corresponds to the average
inductor current. Figure 22(a) clearly shows that
the average inductor current (I
& I2) changes as
1
the duty ratio (D1 & D2) changes. Note that for a
fixed control voltage, the peak current is the
same for any duty ratio. The difference between
the peak and average currents represents an
error which causes the converter to deviate from
true current-mode control.
Second, Figure 22(b) depicts how a small pertur-
the oscillator at pin 4, it is more practical to add
the slope compensation to the current waveform.
This can be implemented quite simply with the
addition of a single resistor, R
4 and pin 3 as shown in Figure 23(a). R
conjunction with the leading edge filter resistor,
R
determines the amount of slope added to the
waveform. The amount of slope added to the
current waveform is inversely proportional to the
value of R
amount of slope (m) required is equal to or
greater than 1/2 the downslope (m
tor current. Mathematically stated:
bation of the inductor current (∆I) can result in an
unstable condition. For duty ratios less than 50
%, the disturbance will quickly converge to a
steady state condition. For duty ratios greater
than 50 %, ∆I progressively increases on each
cycle, causing an unstable condition.
In some cases the required value of R
be low enough to affect the oscillator circuit and
thus cause the frequency to shift. An emitter
Both of these problems are corrected simultaneously by injecting a compensating ramp into
either the control voltage (V
) as shown in Figure
E
22(c) & (d), or to the current sense waveform at
pin 3. Since V
is not directly accessible, and, a
E
positive ramp waveform is readily available from
follower circuit can be used as a buffer for R
as depicted in Figure 23(b).
Slope compensation can also be used to improve
noise immunity in current mode converters operating at less than 50% duty ratio. Power supplies
, between pin
SLOPE
in
SLOPE,
(Section 2.1), forms a divider network which
1
. It has been determined that the
SLOPE
) of the induc-
2
m
m ≥
2
(7)
2
may
SLOPE
SLOPE
R
IS
SLOPE
R1
RS
ASTEC Semiconductor
8
V
REG
RT
4
R
T/CT
AS2842
C
T
3
I
SENSE
GND
5
Figure 23. Slope Compensation
55
OPTIONAL
BUFFER
R
IS
SLOPE
R1
R
S
8
V
REG
RT
4
R
T/CT
AS2842
C
T
3
I
SENSE
GND
5
b
Page 20
AS2842/3/4/5
Current Mode Controller
operating under very light load can experience
instabilities caused by the low amplitude of the
current sense ramp waveform. In such a case,
any noise on the waveform can be sufficient to
trip the comparator resulting in random and premature pulse termination. The addition of a small
amount of artificial ramp (slope compensation)
can eliminate such problems without drastically
affecting the overall performance of the system.
2.3 Circuit layout and other considerations
The electronic noise generated by any switchmode power supply can cause severe stability
all traces and lead lengths to a minimum. Avoid
large loops and keep the area enclosed within
any loops to a minimum. Use common point
grounding techniques and separate the power
ground traces from the signal ground traces.
Locate the control IC and circuitry away from
switching devices and magnetics. Also, the timing capacitor’s ground connection must be right
at pin 5 as shown in Figure 15. These grounding
and wiring techniques are very important because the resistance and inductance of the traces
are significant enough to generate noise glitches
which can disrupt the normal operation of the IC.
problems if the circuit is not layed-out (wired)
properly. A few simple layout practices will help
to minimize noise problems.
Also, to provide a low impedance path for high
frequency noise, V
decoupled to IC ground with 0.1 µF capacitors.
When building prototype breadboards, never use
plug-in protoboards or wire wrap construction.
For best results, do all breadboarding on double
sided PCB using ground plane techniques. Keep
Additional decoupling in other sensitive areas
may also be necessary. It is very important to
locate the decoupling capacitors as close as
possible to the circuit being decoupled.
and V
CC
should be
REF
ASTEC Semiconductor
56
Loading...