Datasheet AK4522VF Datasheet (AKM)

ASAHI KASEI [AK4522]

AK4522

20Bit Stereo ∆Σ ADC & DAC

GENERAL DESCRIPTION

The AK4522 has a dynamic range of 100dB and is well-suited middle-range MD, surround system,
musical instruments and car audio. Signal inputs and outputs are single-ended. The DAC outputs are
analog filtered to remove out of band noise. External components are minimized. The AK4522 is available
in a small 24pin VSOP package, which will reduce system space.

FEATURES

• ∆Σ Stereo ADC

- 64x Oversampling

- Sampling Rate Ranging from 16kHz to 48kHz

- S/(N+D): 92dB

- Dynamic Range, S/N: 100dB

- Digital HPF for offset cancellation

• ∆Σ Stereo DAC

- 128x Oversampling

- Sampling Rate Ranging from 16kHz to 48kHz

- 2nd order SCF + 2nd order CTF

- Digital de-emphasis for 32kHz, 44.1kHz, 48kHz sampling

- S/(N+D): 90dB

- Dynamic Range, S/N: 100dB

- Soft Mute

• High Jitter Tolerance

• Master Clock: 256fs, 384fs, 512fs

• Analog Power Supply: 4.5 to 5.5V, Digital Power Supply: 2.7 to 5.5V

• Small VSOP Package: 24pin VSOP

VA AGND VD DGND CMODE

AINL+
AINL-

AINR+
AINR-

VREFH

VCOM

AOUTL

AOUTR

M0020-E-01 1998/10

∆Σ

Modulator

∆Σ

Modulator

LPF

LPF

Decimation

Filter

Decimation

Filter

Common Voltage

∆Σ

Modulator

∆Σ

Modulator

PD

HPF

HPF

Interpolator

Interpolator

- 1 -

8x

8x

Clock

Divider

Serial I/O

Interface

MCKI

LRCK
SCLK

SDTO
SDTI

DIF0
DIF1

SMUTE

DEM1DEM0

ASAHI KASEI [AK4522]

n Ordering Guide

AK4522VF -10 ∼ +70°C 24pin VSOP (0.65mm pitch)
AKD4522 Evaluation Board for AK4522

n Pin Layout

AINR+

AINR-

AINL+

AINL-

VA

AGND 7

DIF0 8

DIF1

LRCK

SCLK 11

SDTI 12

10

1VREFH

2

3

4

5

6

Top
View

9

24

23

22

21

20

19

18

17

16

15

14

13

VCOM

AOUTR

AOUTL

CMODE

PD

DGND

VD

MCKI

DEM1

DEM0

SMUTE

SDTO

M0020-E-01 1998/10

- 2 -

ASAHI KASEI [AK4522]

PIN/FUNCTION

No. Pin Name I/O Function

Positive Voltage Reference Input Pin, VA

1 VREFH I

2 AINR+ I Rch Analog Positive Input Pin
3 AINR- I Rch Analog Negative Input Pin
4 AINL+ I Lch Analog Positive Input Pin
5 AINL- I Lch Analog Negative Input Pin
6 VA - Analog Power Supply Pin
7 AGND - Analog Ground Pin
8 DIF0 I Audio Data Interface Format Pin

9 DIF1 I Audio Data Interface Format Pin
10 LRCK I Input/Output Channel Clock Pin
11 SCLK I Audio Serial Data Clock Pin
12 SDTI I Audio Serial Data Input Pin
13 SDTO O Audio Serial Data Output Pin

14 SMUTE I

15 DEM0 I De-emphasis Frequency Select Pin
16 DEM1 I De-emphasis Frequency Select Pin
17 MCKI I Master Clock Input/X’tal Input Pin
18 VD - Digital Power Supply Pin
19 DGND - Digital Ground Pin
20 PD I Reset Pin

21 CMODE I
22 AOUTL I Lch Analog Output Pin

23 AOUTR I Rch Analog Output Pin
24 VCOM O Common Voltage Output Pin, VA/2

Used as a positive voltage reference by ADC & DAC. VREFH should be connected
externally to filtered VA.

Soft Mute Pin
When this pin goes “H”, soft mute cycle is initiated.
When returning “L”, the output mute releases.

Master Clock Select Pin (Internal Biased pin)
“H”: 384fs, “L”: 256fs, “NC”: 512fs

Note: All input pins except pull-down pins should not be left floating.

M0020-E-01 1998/10

- 3 -

ASAHI KASEI [AK4522]

ABSOLUTE MAXIMUM RATINGS

(AGND DGND=0V; Note 1)

Parameter Symbol min max Units

Power Supplies Analog

Digital

|AGND-DGND| (Note 2)
Input Current, Any Pin Except Supplies IIN ­Analog Input Voltage VINA -0.3 VA+0.3 V
Digital Input Voltage VIND -0.3 VD+0.3 V
Ambient Temperature (power applied) Ta -10 70
Storage Temperature Tstg -65 150

Note:1. All voltages with respect to ground.

2. AGND and DGND must be same voltage.

WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.

VA
VD

∆GND

-0.3

-0.3

-

6.0

6.0

0.3

±10

V
V
V

mA

°C
°C

RECOMMENDED OPERATING CONDITIONS

(AGND, DGND=0V; Note 1)

Parameter Symbol min typ max Units

Power Supplies
(Note 3)

Analog
Digital

VA
VD

4.5

2.7

5.0

5.0

5.5

VA

V
V

Note:1. All voltages with respect to ground.

3. The power up sequence between VA and VD is not critical.

*AKM assumes no responsibility for the usage beyond the conditions in this datasheet.

M0020-E-01 1998/10

- 4 -

ASAHI KASEI [AK4522]

ANALOG CHARACTERISTICS

(Ta=25°C; VA, VD=5V; AGND, DGND=0V; VREFH=VA; fs=44.1kHz; SCLK=64fs;
Signal Frequency =1kHz; 20bit Data; Measurement Frequency=10Hz ∼ 20kHz; unless otherwise specified)

Parameter min typ max Units
ADC Analog Input Characteristics: Differential Inputs; Analog Source Impedance=470Ω

Resolution 20 Bits
S/(N+D) (-0.5dB Input) (Note 4) 84 92 dB
DR (-60dB Input, A-Weighted) (Note 5) 94 100 dB
S/N (A-Weighted) (Note 5, 6) 94 100 dB
Interchannel Isolation 90 110 dB
Interchannel Gain Mismatch 0.1 0.3 dB
Gain Drift 20 ppm/°C
Input Voltage (AIN=0.6 x VREFH) (Note 7) 2.85 3.0 3.15 Vpp
Input Resistance 20 30 kΩ
Power Supply Rejection (Note 8) 50 dB

DAC Analog Output Characteristics:

Resolution 20 Bits
S/(N+D) 80 90 dB
DR (-60dB Output, A-Weighted) (Note 5) 95 100 dB
S/N (A-Weighted) (Note 6, 9) 95 100 dB
Interchannel Isolation 90 110 dB
Interchannel Gain Mismatch 0.2 0.5 dB
Gain Drift 20 ppm/°C
Output Voltage (AOUT=0.6 x VREFH) 2.65 2.9 3.15 Vpp
Load Resistance 5 kΩ
Load Capacitance 25 pF
Power Supply Rejection (Note 8) 50 dB

Power Supplies

Power Supply Current (VA=VD=5V)

Analog, VA PD =”H” 42 55 m A
Digital, VD PD =”H” 10 20 mA

Note: 4. In case of single ended input, S/(N+D)=80dB(typ, @VA=5V).

5. In case of 16bit, DR and S/N of ADC are 98dB. DR of DAC is 98dB.

6. S/N measured by CCIR-ARM is 96dB at each converter and 94dB at ADC to DAC loopback.

7. Full scale input for each AIN+/- pin is 1.5Vpp in differential mode.

8. PSR is applied to VA, VD with 1kHz, 50mVpp. VREFH pin is held a constant voltage.

9. As the input data is “0”, S/N is 100dB regardless of resolution.

M0020-E-01 1998/10

- 5 -

ASAHI KASEI [AK4522]

FILTER CHARACTERISTICS

(Ta=25°C; VA=4.5 ∼ 5.5V, VD=2.7 ∼ 5.5V; fs=44.1kHz; DEM0=”1”, DEM1=”0”)

Parameter Symbol min typ max Units
ADC Digital Filter (Decimation LPF):

Passband (Note 10) -0.005dB

-0.02dB

-0.06dB

-6.0dB
Stopband SB 24.34 kHz
Passband Ripple PR
Stopband Attenuation SA 80 dB
Group Delay (Note 11) GD 29.3 1/fs
Group Delay Distortion

ADC Digital Filter (HPF):

Frequency Response (Note 10) -3dB

-0.5dB

-0.1dB

DAC Digital Filter:

Passband (Note 10) -0.06dB

-6.0dB
Stopband SB 24.1 kHz
Passband Ripple PR
Stopband Attenuation SA 43 dB
Group Delay (Note 11) GD 14.7 1/fs

DAC Digital Filter + Analog Filter:

Frequency Response: 0 ∼ 20.0kHz

PB 0

0
0
0

∆GD

FR 0.9

PB 0

0

FR

19.76

20.02

20.20

22.05

±0.005

0us

2.7

6.0

20.0

22.05

±0.06

±0.2

kHz
kHz
kHz
kHz

dB

Hz
Hz
Hz

kHz
kHz

dB

dB

Note:10. The passband and stopband frequencies scale with fs.

For example, 20.02kHz at -0.02dB is 0.454 x fs. The reference frequency of these responses is 1kHz.

11. The calculating delay time which occurred by digital filtering. This time is from the input of analog signal to
setting the 20bit data of both channels to the output register for ADC.
For DAC, this time is from setting the 20bit data of both channels on input register to the output of analog
signal.

DIGITAL CHARACTERISTICS

(Ta=25°C; VA=4.5 ∼ 5.5V, VD=2.7 ∼ 5.5V)

Parameter Symbol min typ Max Units

High-Level Input Voltage (Except CMODE
pin)
Low-Level Input Voltage (Except CMODE
pin)
High-Level Input Voltage (CMODE pin)
Low-Level Input Voltage (CMODE pin)
Hight-Level Output Voltage (Iout=-80uA)
Low-Level Output Voltage (Iout=80uA)
Input Leakage Current (Note 12) Iin - -

Note: 12. CMODE pin has internal pull-up and pull-down devices, nominally 50kohm.

VIH
VIL

VIH

VIL
VOH
VOL

70%VD

-

95%VD

-

VD-0.4

-

-

-

-

-

-

-

-

30%VD

-

10%VD

-

0.4

±10

V
V

V
V
V
V

uA

M0020-E-01 1998/10

- 6 -

ASAHI KASEI [AK4522]

SWITCHING CHARACTERISTICS

(Ta=25°C; VA=4.5 ∼ 5.5V, VD=2.7 ∼ 5.5V; CL=20pF)

Parameter Symbol min typ max Units
Master Clock Timing

External Clock 256fs:

Pulse Width Low
Pulse Width High
384fs:
Pulse Width Low
Pulse Width High
512fs:
Pulse Width Low
Pulse Width High

LRCK

Frequency
Duty Cycle

Serial Interface Timing

Slave mode

SCLK Period
SCLK Pulse Width Low

Pulse Width High

LRCK Edge to SCLK “↑” (Note 13)
SCLK “↑” to LRCK Edge (Note 13)
LRCK to SDTO(MSB)
SCLK “↓” to SDTO
SDTI Hold Time
SDTI Setup Time

Reset Timing

PD
PD

Pulse Width
“↑” to SDTO valid (Note 14)

fCLK
tCLKL
tCLKH

fCLK
tCLKL
tCLKH

fCLK
tCLKL
tCLKH

fsn
dfs

tSCK
tSCKL
tSCKH

tLRS
tSLR

tLRM

tSSD

tSDH

tSDS

tPD

tPDV

4.096
27
27

6.144
20
20

8.192
15
15

16
45

160

65
65
45
45

40
25

150

12.288

18.432

24.576

44.1 48
55

40
50

516

MHz

ns
ns

MHz

ns
ns

MHz

ns
ns

kHz

%

ns
ns
ns
ns
ns
ns
ns
ns
ns

ns

1/fs

Note 13. SCLK rising edge must not occur at the same time as LRCK edge.

14. These cycles are the number of LRCK rising from PD
The AK4522 can be reset by bringing PD

M0020-E-01 1998/10

“L”.

- 7 -

rising.

ASAHI KASEI [AK4522]

n Timing Diagram

LRCK

SDTO

SDTI

tSDS

PD

SDTO

tSLR

tLRM

tLRS

tSDH

Serial Interface Timing (Slave mode)

tPD

tPDV

Reset & Initialize Timing

50%VD

tSLKL tSLKH

50%VDSCLK

tSSD

50%VD

50%VD

70%VD
30%VD

M0020-E-01 1998/10

- 8 -

ASAHI KASEI [AK4522]

(i)

)

)

)

)

)

)

OPERATION OVERVIEW

n System Clock

The master clock (MCLK) can be external clock input to the MCKI pin. CMODE is used to select either MCLK=256fs,
384fs or 512fs. The relationship between the MCLK and the desired sample rate is defined in Table 1. The LRCK clock
input must be synchronized with MCLK, however the phase is not critical. Internal timing is synchronized to LRCK upon
power-up. All external clocks must be present unless PD

= “L”, otherwise excessive current may result from abnormal

operation of internal dynamic logic.

MCLK SCLK

fs

256fs
CMODE=”L”

384fs
CMODE=”H”

512fs
CMODE=”NC”

64fs 128fs

32.0kHz 8.1920MHz 12.2880MHz 16.384MHz 2.048MHz 4.096MHz

44.1kHz 11.2896MHz 16.9344MHz 22.579MHz 2.822MHz 5.644MHz

48.0kHz 12.2880MHz 18.4320MHz 24.576MHz 3.072MHz 6.144MHz

Table 1. System Clock Example

n Audio Serial Interface Format

Data is shifted in/out the SDTI/SDTO pins using SCLK and LRCK inputs. Four serial data modes selected by the DIF0
and DIF1 pins are supported as shown in Table 2. In all modes the serial data has MSB first, 2’s compliment format. The
data is clocked out on the falling edge of SCLK and latched on the rising edge. For mode 3, if SCLK is 32fs, then the least
significant bits will be truncated.

Mode DIF1 DIF0 SDTO (ADC) SDTI (DAC) L/R SCLK

0 0 0 20bit, MSB justified 16bit, LSB justified H/L
1 0 1 20bit, MSB justified 20bit, LSB justified H/L
2 1 0 20bit, MSB justified 20bit, MSB justified H/L
3 1 1 IIS (I2S) IIS (I2S) L/H

≥ 32fs
≥ 40fs
≥ 40fs

≥ 32fs or 40fs

Table 2. Serial Data Modes

LRCK

0 1 2 9 10 12 13 15 0 1 2 9 10 12 13 15 0191

31114

1411

SCLK(i:32fs

SDTO(o

SDTI(i

18 8 19 18 811 10 19

15 14 13

012 1917 18 20 31 0 1 2 1917 18 20 31 0191

11 10

33

9

57

547617

16043 115 054

2

30

17

14 13 7 6 3 2 15

45679

SCLK(i:64fs

SDTO(o

SDTI(i

18 0 19 18 3 2 0 19

17 1

Don’t Care Don’t Care

SDTO-19:MSB, 0:LSB; SDTI-15:MSB, 0:LSB

32

1315

Lch Data Rch Data

114 012 1 1 114 012 11

17

15 13 22

1

Figure 1. Mode 0 Timing

M0020-E-01 1998/10

- 9 -

ASAHI KASEI [AK4522]

(i)

(o)

)

)

)

)

)

)

)

LRCK(i)

0 1 2 12 13 14 20 21 31 0 1 2 12 13 14 20 21 31 0191

SCLK(i:64fs)

SDTO(o)

SDTI(i)

LRCK

SCLK(i:64fs)

SDTO

SDTI(i)

LRCK(i

SCLK(i:32fs
SDTO(o

SDTI(i

SCLK(i:64fs

18 0 19 18 8 7 6 0 19

Don’t Care Don’t Care

876

118 019 12 1 1 118 019 12 1 1

19:MSB, 0:LSB

Lch Data Rch Data

Figure 2. Mode 1 Timing

0 1 2 17 18 19 20 0 1 2 17 18 2019 0191

18 2 19 18 3232 19

1819 1 0

19:MSB, 0:LSB

3

32

10

Lch Data Rch Data

21 21

1220

Don’t Care Don’t Care

23 1 0

19

Figure 3. Mode 2 Timing

0 1 2 9 10 12 13 15 0 1 2 9 10 12 13 15 041

012 1917 18 20 31 0 1 2 1917 18 20 31 0 1

31114

19 9 419 912 11 4

12 11 658718

10

33

21

18

1411

567810

21

SDTO(o

SDTI(i

19 1 19 4 3 1

18 2

19 18 19 18

19:MSB, 0:LSB

43

310 310

24

Don’t Care Don’t Care

18

2

42

Lch Data Rch Data

00

Figure 4. Mode 3 Timing

n Digital High Pass Filter

The ADC of AK4522 has a digital high pass filter for DC offset cancel. The cut-off frequency of the HPF is 0.9Hz at
fs=44.1kHz and also scales with sampling rate (fs).

M0020-E-01 1998/10

- 10 -

ASAHI KASEI [AK4522]

n De-emphasis Filter

The DAC of AK4522 includes the digital de-emphasis filter (tc=50/15us) by IIR filter. This filter corresponds to three
frequencies (32kHz, 44.1kHz, 48kHz). The de-emphasis filter selected by DEM0 and DEM1 is enabled for input audio
data. The de-emphasis is also disabled at DEM0=”1” and DEM1=”0”.

DEM1 DEM0 Mode

0 0 44.1kHz
0 1 OFF
1 0 48kHz
1 1 32kHz

Table 3. De-emphasis filter control

n Soft Mute Operation

Soft mute operation is performed at digital domain. When SMUTE goes to “ H”, the output signal is attenuated by -∞
during 1024 LRCK cycles. When SMUTE is returned to “L”, the mute is cancelled and the output attenuation gradually
changes to 0dB during 1024 LRCK cycles. If the soft mute is cancelled within 1024 LRCK cycles after starting the
operation, the attenuation is discontinued and returned to 0dB. The soft mute is effective for changing the signal source
without stopping the signal transmission.

Notes:

SMUTE

Attenuation

0dB

-

1024/fs

(1)

∞

GD GD

(2)

-100dBNoise level

1024/fs

(3)

(1) The output signal is attenuated by -∞ during 1024 LRCK cycles (1024/fs).
(2) Analog output corresponding to digital input has the group delay (GD).
(3) If the soft mute is cancelled within 1024 LRCK cycles, the attenuation is discontinued and returned to 0dB.

Figure 5. Soft Mute Operation

M0020-E-01 1998/10

- 11 -

ASAHI KASEI [AK4522]

n Power-Down & Reset

The ADC and DAC of AK4522 are placed in the reset mode by bringing a reset pin, PD “L”. This reset should always
be done after power-up. In case of the ADC, an analog initialization cycle starts after exiting the reset mode. Therefore,
the output data, SDTO becomes available after 516 cycles of LRCK clock. This initialization cycle does not affect the
DAC operation. Figure 6 shows the power-up sequence.

PD

ADC Internal
State

DAC Internal
State

ADC In
(Analog)

ADC Out
(Digital)

DAC In
(Digital)

DAC Out
(Analog)

Clock In

MCLK,LRCK,SCLK

External
Mute

Normal Operation Reset Init Cycle Normal Operation

Normal Operation

(6)

GD

(2)

(2)

GD

(5) (5)

Reset

(3)

“0”data

“0”data

The clocks may be stopped.

Mute ON

Normal Operation

516/fs

(1)

GD

(4)

GD

(1) The analog part of ADC is initialized after exiting the reset state.
(2) Digital output corresponding to analog input and analog output corresponding to digital input have the group delay

(GD).

(3) A/D output is “0” data at the reset state.
(4) Small click noise occurs at the end of initialization of the analog part. Please mute the digital output externally if

the click noise influences system application.

(5) Click noise occurs at the edge of PD

.

(6) Please mute the analog output externally if the click noise (5) influences system application.

Figure 6. Power-up sequence

M0020-E-01 1998/10

- 12 -

ASAHI KASEI [AK4522]

SYSTEM DESIGN

Figure 7 shows the system connection diagram. This is an example which analog signal is input by single ended circuit.
In case of differential input, please refer to Figure 10. An evaluation board is available which demonstrates application
circuits, the optimum layout, power supply arrangements and measurement results.

4.5 ∼ 5.5V
Analog Supply

10u

470

470

Format

Setting

Audio

Controller

Notes:

- When AOUT drives some capacitive load, some resistor should be added in series between AOUT and

capacitive load.

- All input pins except CMODE pin should not be left floating.

2.7 ∼ 5.5V
Digital Supply

+

0.1u

1

2.2n

4.7u

2.2n

4.7u

+

+

0.1u

0.1u

0.1u

VREFH

AINR+2

3

AINR­AINL+4
AINL-

5

VA6

7

AGND
DIF08
DIF19

10

LRCK
SCLK11

12

SDTI

AK4522

VCOM 24

AOUTR

AOUTL 22

CMODE

PD

DGND 19

VD 18

MCKI 17
DEM1 16
DEM0

SMUTE 14

SDTO

0.1u
+

10u

23

21
20

0.1u
+

10u

15

13

5

Mode

Setting

Figure 7. Typical Connection Diagram

M0020-E-01 1998/10

- 13 -

ASAHI KASEI [AK4522]

Analog Ground

Digital Ground

1

VREFH

2

AINR+

3

AINR-

4

AINL+

5

AINL-

6

VA

7

AGND

8

DIF0

9

DIF1

10

LRCK

11

SCLK

12

SDTI

System
Controller

AK4522

VCOM

AOUTR

AOUTL

CMODE

PD

DGND

VD

MCKI
DEM1
DEM0

SMUTE

SDTO

24
23
22
21
20
19
18
17
16
15
14
13

Figure 8. Ground Layout

5V analog 5V digital

VA VD

VD

System

AK4522

Controller

Case 1. 5V system

5V analog 3V digital

VA VD

AK4522

VD

System
Controller

Case 2. 5V/3V system

Figure 9. Power Supply Arrangement

M0020-E-01 1998/10

- 14 -

ASAHI KASEI [AK4522]

22u

4.7k

BIAS

1. Grounding and Power Supply Decoupling

The AK4522 requires careful attention to power supply and grounding arrangements. VA and VD are usually supplied
from analog supply in system. Alternatively if VA and VD are supplied separately, the power up sequence is not critical.
AGND and DGND of the AK4522 should be connected to analog ground plane. System analog ground and digital ground
should be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors
should be as near to the AK4522 as possible, with the small value ceramic capacitor being the nearest.

2. Voltage Reference

The differential voltage between VREFH and AGND sets the analog input/output range. VREFH pin is normally
connected to VA with a 0.1uF ceramic capacitor. VCOM is a signal ground of this chip. An electrolytic capacitor 10uF
parallel with a 0.1uF ceramic capacitor attached to VCOM pin eliminates the effects of high frequency noise. No load
current may be drawn from VCOM pin. All signals, especially clocks, should be kept away from the VREFH and VCOM
pins in order to avoid unwanted coupling into the AK4522.

3. Analog Inputs

The ADC inputs are differential and internally biased to the common voltage (VA/2) with 30kΩ (typ) resistance. Figure
7 is a circuit example which analog signal is input by single end. The signal can be input from either positive or negative
input and the input signal range scales with the supply voltage and nominally 0.6 x VREFH Vpp. In case of single ended
input, the distortion around full scale degrades compared with differential input. Figure 10 is a circuit example which
analog signal is input to both positive and negative input and the input signal range scales with the supply voltage and
nominally 0.3 x VREFH Vpp. The AK4522 can accept input voltages from AGND to VA. The ADC output data format
is 2’s complement. The output code is 7FFFFH(@20bit) for input above a positive full scale and 80000H(@20bit) for
input below a negative fill scale. The ideal code is 00000H(@20bit) with no input signal. The DC offset is removed by the
internal HPF.

The AK4522 samples the analog inputs at 64fs. The digital filter rejects noise above the stop band except for multiples of
64fs. A simple RC filter (fc=150kHz) may be used to attenuate any noise around 64fs and most audio signals do not have
significant energy at 64fs.

AK4522

AINR+

AINR-

AINL+

AINL-

1.5Vpp

1.5nF 330

2

3

4

5

330

1.5Vpp

NJM2100

Same circuit

10k

-

+

10k

Vop=VA=5V

Vop

4.7k

4.7k

10k

Vop

0.1u

Signal

3.2Vpp

+

10u

-

+

Figure 10. Differential Input Buffer Example

M0020-E-01 1998/10

- 15 -

ASAHI KASEI [AK4522]

4. Analog Outputs

The analog outputs are also single-ended and centered around the VCOM voltage. The input signal range scales with the
supply voltage and nominally 0.58 x VREFH Vpp. The DAC input data format is 2’s complement. The output voltage is
a positive full scale for 7FFFFH(@20bit) and a negative full scale for 80000H(@20bit). The ideal output is VCOM
voltage for 00000H(@20bit). The internal switched-capacitor filter and continuous-time filter remove most of the noise
generated by the delta-sigma modulator of DAC beyond the audio passband.

DC offsets on analog outputs are eliminated by AC coupling since DAC outputs have DC offsets of a few mV. Figure 11
shows the example of external op-amp circuit with 6dB gain. The output signal is inverted by using the circuit in this
case.

AOUTL

2.9Vpp

BIAS

+

10u

27u

+

Vop

0.1u

10k 18k

4.7k

4.7k

Vop=12V

Vop

-

+

NJM5532

Rch Op-amp

Optional amp with 6dB gain

10u
+

Figure 11. External analog circuit example (gain=6dB)

Lch Out

5.2Vpp

27k

M0020-E-01 1998/10

- 16 -

ASAHI KASEI [AK4522]

0.1

)

PACKAGE

24pin VSOP (Unit: mm

*7.8±0.15

1

0.22±0.1 0.65

Seating Plane

0.10

|

1324

12

0.2

±

*5.6

Detail A

A

0.15±0.05

0.2

±

0.5

1.25±0.2

0.2

±

7.6

0-10

NOTE: Dimension "*" does not include mold flash.

n

Package & Lead frame material

Package molding compound: Epoxy
Lead frame material: Cu
Lead frame surface treatment: Solder plate

M0020-E-01 1998/10

- 17 -

°

ASAHI KASEI [AK4522]

MARKING

AKM

AK4522VF

AAXXXX

Contents of AAXXXX

AA: Lot#
XXXX: Date code

IMPORTANT NOTICE

• These products and their specifications are subject to change without notice. Before considering
any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or
authorized distributor concerning their current status.

• AKM assumes no liability for infringement of any patent, intellectual property, or other right in the
application or use of any information contained herein.

• Any export of these products, or devices or systems containing them, may require an export
license or other official approval under the law and regulations of the country of export pertaining
to customs and tariffs, currency exchange, or strategic materials.

• AKM products are neither intended nor authorized for use as critical components in any safety, life
support, or other hazard related device or system, and AKM assumes no responsibility relating to
any such use, except with the express written consent of the Representative Director of AKM. As
used here:
(a) A hazard related device or system is one designed or intended for life support or maintenance

of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its
failure to function or perform may reasonably be expected to result in loss of life or in
significant injury or damage to person or property.

(b) A critical component is one whose failure to function or perform may reasonably be expected

to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device
or system containing it, and which must therefore meet very high standards of performance and
reliability.

• It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or
otherwise places the product with a third party to notify that party in advance of the above content
and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability
for and hold AKM harmless from any and all claims arising from the use of said product in the
absence of such notification.

M0020-E-01 1998/10

- 18 -