Datasheet ADL5502 Datasheet (ANALOG DEVICES)

450 MHz to 6000 MHz

V

FEATURES

True rms response detector
Envelope peak hold output
Excellent temperature stability
±0.25 dB rms detection accuracy vs. temperature
±0.25 dB envelope detection accuracy vs. temperature;

over the top 25 dB of the input range
Over 35 dB input power dynamic range, inclusive of crest factor
RF bandwidths from 450 MHz to 6 GHz
Envelope bandwidths of 10 MHz
500 Ω input impedance
Single-supply operation: 2.5 V to 3.3 V
Low power: 3 mA at 3 V supply
RoHS-compliant part

APPLICATIONS

Power and envelope measurement of W-CDMA, CDMA2000,

and QPSK-/QAM-based OFDM, and other complex

modulation waveforms
RF transmitter or receiver power and envelope measurement

RFIN

ENBL

Crest Factor Detector

ADL5502

FUNCTIONAL BLOCK DIAGRAM

POS

ADL5502

1kΩ

RMS CORE

PEAK/

ENVELOPE

COMM

Figure 1.

VRMS

4nF

BUFFERS

RF INPUT

INTERNAL
FILTERING

100Ω

100Ω

PEAK

FLTR

VRMS

PEAK

CNTL

07631-001

GENERAL DESCRIPTION

The ADL5502 is a mean-responding (true rms) power detector
in combination with an envelope detector to accurately determine
the crest factor of a modulated signal. It can be used in high
frequency receiver and transmitter signal chains from 450 MHz
to 6 GHz with envelope bandwidths over 10 MHz. Requiring
only a single supply between 2.5 V and 3.3 V, the detector draws
less than 3 mA. The input is internally ac-coupled and has a
nominal input impedance of 500 Ω.

The rms output is a linear-responding dc voltage with a conversion
gain of 1.8 V/V rms at 900 MHz. The peak envelope output with a
conversion gain of 1.2 V/V is toggled for peak hold with less
than 1% output voltage droop in over 1 ms.

CNTL

PEAK HOLDENV TRACK

1µs/DIV

Figure 2.

07631-002

The ADL5502 is a highly accurate, easy to use means of
determining the rms and peak to the average value of complex
waveforms. It can be used for crest factor measurements of both
simple and complex waveforms but is particularly useful for
measuring high crest factor (high peak-to-rms ratio) signals,
such as W-CDMA, CDMA2000, and QPSK-/QAM-based
OFDM waveforms. The peak hold function allows the capture
of short peaks in the envelope with lower sampling rate ADCs.

The crest factor detector operates from −40°C to +85°C and is
available in an 8-ball, 1.5 mm × 1.5 mm wafer-level chip scale
package. It is fabricated on a high f

silicon BiCMOS process.

T

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: [phone] www.analog.com
Fax: [phone] ©2008–2011 Analog Devices, Inc. All rights reserved.

ADL5502

TABLE OF CONTENTS

Features .............................................................................................. 1

Applications ....................................................................................... 1 

Functional Block Diagram .............................................................. 1

General Description ......................................................................... 1

Revision History ............................................................................... 2

Specifications ..................................................................................... 3

Absolute Maximum Ratings ............................................................ 6

ESD Caution .................................................................................. 6

Pin Configuration and Function Descriptions ............................. 7

Typical Performance Characteristics ............................................. 8

Circuit Description ......................................................................... 15

RMS Circuit Description and Filtering ................................... 15

Filtering ........................................................................................ 15

Envelope Peak-Hold Circuit ..................................................... 15

Output Buffers ............................................................................ 15

Measuring the Crest Factor ....................................................... 15

Applications Information .............................................................. 16

Basic Connections ...................................................................... 16

RF Input Interfacing ................................................................... 16

Linearity ....................................................................................... 17

Output Drive Capability and Buffering ................................... 18

Selecting the Square-Domain Filter and Output Low-Pass

Filter ............................................................................................. 18

Power Consumption, Enable, and Power-On/Power-Off

Response Time ............................................................................ 19

Device Calibration and Error Calculation .............................. 19

Calibration for Improved Accuracy ......................................... 20

Calculation of Crest Factor (CF) .............................................. 20

Drift over a Reduced Temperature Range .............................. 21

Operation at High Frequencies ................................................ 22

Device Handling ......................................................................... 22

Evaluation Board ........................................................................ 23

Outline Dimensions ....................................................................... 25

Ordering Guide .......................................................................... 25





REVISION HISTORY

1/11—Rev. 0 to Rev. A

Changes to Output Intercept Parameters, Table 1 ........................ 3

Changes to Figure 34 ...................................................................... 13

10/08—Revision 0: Initial Version

Rev. A | Page 2 of 28

ADL5502

SPECIFICATIONS

TA = 25°C, VS = 3.0 V, C

Table 1.

Parameter Test Conditions Min Typ Max Unit

FREQUENCY RANGE Input RFIN 450 6000 MHz
RF INPUT (f = 900 MHz) Input RFIN to output VRMS and PEAK

Input Impedance No termination 330||1.04 Ω||pF

RMS CONVERSION Input RFIN to output VRMS

Dynamic Range CW input, −40°C < TA < +85°C

±0.25 dB Error 1 27 dB
±1 dB Error1 33 dB
±2 dB Error2 29 dB

Maximum Input Level

Minimum Input Level

Conversion Gain VRMS = (Gain × VIN) + Intercept 1.89 V/V rms

Output Intercept3 0.014 V

Output Voltage, High Power In PIN = 5 dBm, 400 mV rms 0.762 V

Output Voltage, Low Power In PIN = −15 dBm, 40 mV rms 0.086 V

ENVELOPE CONVERSION Input RFIN to output PEAK

Dynamic Range CW input, −40°C < TA < +85°C

±0.25 dB Error1 27 dB
±1 dB Error1 33 dB
±2 dB Error2 30 dB

Maximum Input Level

Minimum Input Level

Conversion Gain PEAK = (Gain × VIN) + Intercept 1.27 V/V rms

Output Intercept3 0.014 V

Output Voltage, High Power In PIN = 5 dBm, 400 mV rms 0.516 V

Output Voltage, Low Power In PIN = −15 dBm, 40 mV rms 0.062 V

= 10 nF, C

FLTR

= open, light condition ≤ 600 lux, 75 Ω input termination resistor, unless otherwise noted.

OUT

±0.25 dB error

2

±1 dB error

±0.25 dB error

2

±1 dB error

2

2

12 dBm

−15 dBm

12 dBm

−15 dBm

Rev. A | Page 3 of 28

ADL5502

Parameter Test Conditions Min Typ Max Unit

RF INPUT (f = 1900 MHz) Input RFIN to output VRMS and PEAK

Input Impedance No termination 238||0.90 Ω||pF

RMS CONVERSION Input RFIN to output VRMS

Dynamic Range CW input, −40°C < TA < +85°C

±0.25 dB Error 1 27 dB
±1 dB Error1 32 dB
±2 dB Error2 30 dB

Maximum Input Level
Minimum Input Level

±0.25 dB error
±1 dB error

2

2

Conversion Gain VRMS = (Gain × VIN) + Intercept 1.75 V/V rms
Output Intercept3 0.010 V
Output Voltage, High Power In PIN = 5 dBm, 400 mV rms 0.700 V
Output Voltage, Low Power In PIN = −15 dBm, 40 mV rms 0.079 V

ENVELOPE CONVERSION Input RFIN to output PEAK

Dynamic Range CW input, −40°C < TA < +85°C

±0.25 dB Error1 26 dB
±1 dB Error1 32 dB
±2 dB Error2 30 dB

Maximum Input Level
Minimum Input Level

±0.25 dB error
±1 dB error

2

2

Conversion Gain PEAK = (Gain × VIN) + Intercept 1.17 V/V rms
Output Intercept3 0.011 V
Output Voltage, High Power In PIN = 5 dBm, 400 mV rms 0.472 V
Output Voltage, Low Power In PIN = −15 dBm, 40 mV rms 0.057 V

RF INPUT (f = 3500 MHz) Input RFIN to output VRMS and PEAK

Input Impedance No termination 232||0.39 Ω||pF

RMS CONVERSION Input RFIN to output VRMS

Dynamic Range CW input, −40°C < TA < +85°C

±1 dB Error1 32 dB
±2 dB Error2 30 dB

Maximum Input Level
Minimum Input Level

±0.25 dB error
±1 dB error

2

2

Conversion Gain VRMS = (Gain × VIN) + Intercept 1.52 V/V rms
Output Intercept3 0.002 V
Output Voltage, High Power In PIN = 5 dBm, 400 mV rms 0.594 V
Output Voltage, Low Power In PIN = −15 dBm, 40 mV rms 0.065 V

ENVELOPE CONVERSION Input RFIN to output PEAK

Dynamic Range CW input, −40°C < TA < +85°C

±1 dB Error1 32 dB
±2 dB Error2 31 dB

Maximum Input Level
Minimum Input Level

±0.25 dB error
±1 dB error

2

2

Conversion Gain PEAK = (Gain × VIN) + Intercept 1.02 V/V rms
Output Intercept3 0.005 V
Output Voltage, High Power In PIN = 5 dBm, 400 mV rms 0.403 V
Output Voltage, Low Power In PIN = −15 dBm, 40 mV rms 0.049 V

12 dBm

−15 dBm

12 dBm

−16 dBm

7 dBm

−16 dBm

7 dBm

−16 dBm

Rev. A | Page 4 of 28

ADL5502

Parameter Test Conditions Min Typ Max Unit

VRMS OUTPUT Pin VRMS

Maximum Output Voltage VS = 3.0 V, R

Output Offset No signal at RFIN 15 100 mV

Pulse Response Time

10 dB step, 10% to 90% of settling level, no filter
capacitor

Available Output Current 3 mA

PEAK OUTPUT Pin PEAK

Maximum Output Voltage VS = 3.0 V, R

Output Offset No signal at RFIN 14 100 mV

Available Output Current 3 mA

Envelope Modulation Bandwidth 5 10 MHz

Peak Hold Time 1% voltage drop from last peak, CNTL = high 600 μs

CONTROL INTERFACE

Logic Level to Track Envelope, High 2.5 V ≤ VS ≤ 3.3 V, −40°C < TA < +85°C 1.8 V

Input Current when High 2.5 V at CNTL, –40°C ≤ TA ≤ +85°C 0.05 0.1 μA

Logic Level for Peak Hold Condition, Low 2.5 V ≤ VS ≤ 3.3 V, −40°C < TA < +85°C −0.5 +0.5 V

Enable Time 0 dBm at RFIN, CNTL held high for >1 μs <0.1 μs

ENABLE INTERFACE Pin ENBL

Logic Level to Enable Power, High Condition 2.5 V ≤ VS ≤ 3.3 V, −40°C < TA < +85°C 1.8 V

Input Current when High 2.5 V at ENBL, –40°C ≤ TA ≤ +85°C 0.05 0.1 μA

Logic Level to Disable Power, Low Condition 2.5 V ≤ VS ≤ 3.3 V, −40°C < TA < +85°C −0.5 +0.5 V

Power-Up Response Time4 C

C

= open, 0 dBm at RFIN 12 μs

FLTR

= 10 nF, 0 dBm at RFIN 10 μs

FLTR

POWER SUPPLIES

Operating Range −40°C < TA < +85°C 2.5 3.3 V

Quiescent Current No signal at RFIN,5 ENBL high input condition 3.0 mA

Disable Current6 ENBL input low condition, CNTL in high condition <1 1 μA

1

Error referred to delta from 25°C response, see Figure 10, Figure 11, and Figure 12 for VRMS and Figure 16, Figure 17, and Figure 18 for PEAK.

2

Error referred to best-fit line at 25°C, see Figure 13, Figure 14, and Figure 15 for VRMS and Figure 19, Figure 20, and Figure 21 for PEAK.

3

Calculated using linear regression.

4

The response time is measured from 10% to 90% of settling level, see Figure 41, Figure 42, and Figure 43.

5

Supply current is input level dependant, see Figure 37.

6

Guaranteed but not tested; limits are specified at six sigma levels.

≥ 10 kΩ 2.4 V

LOAD

15 μs

≥ 10 kΩ 1.5 V

LOAD

V

POS

V

POS

Rev. A | Page 5 of 28

ADL5502

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter Rating

Supply Voltage, VS 3.5 V
VRMS, PEAK, ENBL, CNTL 0 V, VS
RFIN 1.25 V rms
Equivalent Power, re: 50 Ω 15 dBm
Internal Power Dissipation 200 mW
θJA (WLCSP) 200°C/W
Maximum Junction Temperature 125°C
Operating Temperature Range −40°C to +85°C
Storage Temperature Range −65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.

ESD CAUTION

Rev. A | Page 6 of 28

ADL5502

V

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

BALLA1
CORNER

ENBL

ADL5502

1

FLTR

2

POS

3

RFIN

COMM

TOP VIEW

(BALL SIDE DO WN)

Figure 3. Pin Configuration

Table 3. Pin Function Descriptions

Pin No. Mnemonic Description

1 FLTR Modulation Filter Pin. Connection for an external capacitor to lower the corner frequency of the modulation filter.
2 VPOS Supply Voltage Pin. Operational range 2.5 V to 3.3 V.
3 RFIN Signal Input Pin. Internally ac-coupled after internal termination resistance. Nominal 500 Ω input impedance.
4 COMM Device Ground Pin.
5 CNTL

Control Pin. Connect pin to ground for peak-hold mode. Connect pin to V
To measure the peak of a waveform, the control pin must be briefly set to high (reset mode for >1 μs) to start at a
known state.

6 PEAK

Envelope Peak Output. Voltage output for peak-hold function, with limited current drive capability. The output
has an internal 100 Ω series resistance. Low capacitance loads are recommended to allow for envelope tracking
and fast response time.

7 VRMS

RMS Output Pin. Rail-to-rail voltage output with limited current drive capability. The output has an internal 100 Ω
series resistance. High resistive loads and low capacitance loads are recommended to preserve output swing and
allow fast response.

8 ENBL Enable Pin. Connect pin to VS for normal operation. Connect pin to ground for disable mode.

7

8

4

VRMS

PEAK

6

CNTL

5

07631-003

for reset mode (tracking envelope).

S

Rev. A | Page 7 of 28

ADL5502

TYPICAL PERFORMANCE CHARACTERISTICS

TA = 25°C, VS = 3.0 V, C

−40°C, red = +85°C, unless otherwise noted.

= 10 nF, C

FLTR

= open, light condition ≤ 600 lux, 75 Ω input termination resistor, colors: black = +25°C, blue =

OUT

1

0.1

OUTPUT (V)

0.01
–25 –20 –15 –10 –5 0 5 10 15

INPUT (dBm)

450
900
1900
2350
2600
3500
4000
5000
6000

07631-004

Figure 4. VRMS Output vs. Input Level, 450 MHz, 900 MHz, 1900 MHz,

2350 MHz, 2600 M Hz, 35 00 MHz, 4000 MHz, 5000 MHz, 6000 MHz, Supply 3.0 V

2.0
450

900

1.8
1900

2350

1.6

2600
3500
4000

1.4
5000

6000

1.2

1.0

0.8

OUTPUT (V)

0.6

0.4

0.2

0

0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0

INPUT (V rms)

07631-005

Figure 5. VRMS Output vs. Input Level (Linear Scale), 450 MHz, 900 MHz, 1900 MHz,

2350 MHz, 2600 MHz, 3500 MHz, 4000 M Hz, 5000 MHz, 6000 MHz, Supply 3.0 V

3

2

1

0

ERROR (dB)

–1

450
900
1900
2350
2600
3500
4000
5000
6000

1

0.1

OUTPUT (V)

0.01
–25 –20 –15 –10 –5 0 5 10 15

INPUT (dBm)

450
900
1900
2350
2600
3500
4000
5000
6000

07631-007

Figure 7. PEAK Output vs. Input Level, 450 MHz, 900 MHz, 1900 MHz,

2350 MHz, 2600 M Hz, 35 00 MHz, 4000 MHz, 5000 MHz, 6000 MHz, Supply 3.0 V

3

2

1

0

ERROR (dB)

–1

–2

–3

–25 –20 –15 –10 –5 0 5

INPUT (dBm)

450
900
1900
2350
2600
3500
4000
5000
6000

10

15

07631-008

Figure 8. PEAK Linearity Error vs. Input Level, 450 MHz, 900 MHz, 1900 MHz,

2350 MHz, 2600 M Hz, 35 00 MHz, 4000 MHz, 5000 MHz, 6000 MHz, Supply 3.0 V

2.5V

2.7V

3.0V

1

3.3V

VRMS

0.1

OUTPUT (V)

PEAK

–2

–3

–25

–20

–15

–5 0 5 10 15

–10

INPUT (dBm)

07631-006

Figure 6. VRMS Linearity Error vs. Input Level, 450 MHz, 900 MHz, 1900 MHz,

2350 MHz, 2600 MHz, 3500 MHz, 4000 MHz, 5000 MHz, 6000 MHz, Supply 3.0 V

Rev. A | Page 8 of 28

0.01
–25 –20 –15 –10 –5 0 5 10 15

INPUT (dBm)

07631-009

Figure 9. VRMS and PEAK Outputs vs. Input Level, 2.5 V, 2.7 V, 3.0 V, 3.3 V, and

3.5 V Supplies, 900 MHz Frequency

ADL5502

3

3

2

1

0

ERROR (dB)

–1

–2

–3

–25 –20 –15 –10 –5 0 5

INPUT (dBm)

10

15

07631-010

Figure 10. VRMS Output Temperature Drift from +25°C Linear Reference

for 50 Devices at −40°C, +25°C, and +85°C, 900 MHz Frequency

3

2

1

0

ERROR (dB)

–1

2

1

0

ERROR (dB)

–1

–2

–3

–25 –20 –15 –10 –5 0 5 10 15

INPUT (dBm)

Figure 13. VRMS Output Delta from +25°C Output Voltage for

50 Devices at −40°C and +85°C, 900 MHz Frequency

3

2

1

0

ERROR (dB)

–1

07631-013

–2

–3

–25 –20 –15 –10 –5 0 5

INPUT (dBm)

10

15

07631-011

Figure 11. VRMS Output Temperature Drift from +25°C Linear Reference

for 50 Devices at −40°C, +25°C, and +85°C, 1900 MHz Frequency

3

2

1

0

ERROR (dB)

–1

–2

–3

–25 –20 –15 –10 –5 0 5 10 15

INPUT (dBm)

07631-012

Figure 12. VRMS Output Temperature Drift from +25°C Linear Reference

for 50 Devices at −40°C, +25°C, and +85°C, Frequency 3500 MHz

–2

–3

–25 –20 –15 –10 –5 0 5 10 15

INPUT (dBm)

Figure 14. VRMS Output Delta from +25°C Output Voltage for

50 Devices at −40°C and +85°C, 1900 MHz Frequency

3

2

1

0

ERROR (dB)

–1

–2

–3

–25 –20 –15 –10 –5 0 5 10 15

INPUT (dBm)

Figure 15. VRMS Output Delta from +25°C Output Voltage for

50 Devices at −40°C and +85°C, 3500 MHz Frequency

07631-014

07631-015

Rev. A | Page 9 of 28

ADL5502

3

2

1

0

ERROR (dB)

–1

–2

–3

–25 –20 –15 –10 –5 0 5

INPUT (dBm)

10

Figure 16. PEAK Output Temperature Drift from +25°C Linear Reference

for 50 Devices at −40°C, +25°C, and +85°C, 900 MHz Frequency

3

2

1

0

ERROR (dB)

–1

3

2

1

0

ERROR (d B)

–1

–2

15

07631-016

–3

–25 –20 –15 –10 –5 0 5 10 15

INPUT (dBm)

07631-019

Figure 19. PEAK Output Delta from +25°C Output Voltage for

50 Devices at −40°C and +85°C, 900 MHz Frequency

3

2

1

0

ERROR (d B)

–1

–2

–3

–25 –20 –15 –10 –5 0 5

INPUT (dBm)

10

15

Figure 17. PEAK Output Temperature Drift from +25°C Linear Reference

for 50 Devices at −40°C, +25°C, and +85°C, 1900 MHz Frequency

3

2

1

0

ERROR (dB)

–1

–2

–3

–25 –20 –15 –10 –5 0 5

INPUT (dBm)

10

15

Figure 18. PEAK Output Temperature Drift from +25°C Linear Reference

for 50 Devices at −40°C, +25°C, and +85°C, 3500 MHz Frequency

–2

–3

–25 –20 –15 –10 –5 0 5 10 15

07631-017

INPUT (dBm)

07631-020

Figure 20. PEAK Output Delta from +25°C Output Voltage for

50 Devices at −40°C and +85°C, 1900 MHz Frequency

3

2

1

0

ERROR (dB)

–1

–2

–3

–25 –20 –15 –10 –5 0 5 10 15

7631-018

INPUT (dBm)

07631-021

Figure 21. PEAK Output Delta from +25°C Output Voltage for

50 Devices at −40°C and +85°C, 3500 MHz Frequency

Rev. A | Page 10 of 28

ADL5502

2.5

35

2.0

VRMS

1.5

PEAK

1.0

CONVERSION GAIN (V/V rms)

0.5

0

0 1000 2000 3000 4000 5000 6000

FREQUENCY (MHz )

Figure 22. VRMS and PEAK Conversion Gain vs. Frequency, Supply 3 V

3

2

1

0

ERROR (dB)

CW

–1

12.2kbps, DPCCH (–5.46dB, 15kSPS) + DPDCH (0dB, 60kSPS), 3.4dB CF

144kbps, DPCCH (–11.48dB, 15kSPS) + DPDCH (0dB, 480kSPS), 3.3dB CF

768kbps, DPCCH (–11.48dB, 15kSPS) + DPDCH1 + 2 (0dB, 960kSPS), 5.8dB CF

DPCCH (–6.02dB, 15kSPS) + DPDCH (–4.08dB, 60kSPS) + HS-DPCCH (0dB, 15kSPS),

–2

4.91dB CF

DPCCH (–6.02dB, 15kSPS) + DPDCH (–11.48dB, 60kSPS) + HS-DPCCH (0dB, 15kSPS),

5.34dB CF

DPCCH (–6.02dB, 15kSPS) + HS-DPCCH (0dB, 15kSPS), 5.44dB CF

–3

–25 –20 –15 –10 –5 0 5 10 15

INPUT (dBm)

Figure 23. Error from CW Linear Reference vs. Input with Various

W-CDMA Reverse Link Waveforms at 900 MHz, C

3

= 10 nF, C

FLTR

= Open

OUT

30

25

20

15

INTERCEPT (mV)

10

5

0

0 1000 2000 3000 4000 5000 6000

07631-022

VRMS

PEAK

FREQUENCY (MHz)

07631-025

Figure 25. VRMS and PEAK Intercept vs. Frequency, Supply 3 V

3

2

1

0

ERROR (dB)

–1

CW
PICH, 4.7d B
PICH + FCH (9. 6kbps), 4.8dB CF

–2

PICH + FCH (9.6kbps) + DCCH, 6. 3dB CF
PICH + FCH (9. 6kbps) + S CH (153.6kbps), 6.7dB
PICH + FCH (9. 6kbps) + DCCH +SCH (153.6kbps), 7.6dB CF

–3

–25 –20 –15 –10 –5 0 5

07631-023

INPUT (dBm)

10

15

07631-026

Figure 26. Error from CW Linear Reference vs. Input with Various

CDMA2000 Reverse Link Waveforms at 1900 MHz, C

3

= 10 nF, C

FLTR

= Open

OUT

2

1

0

ERROR (d B)

–1

–2

–3

–25 –20 –15 –10 –5 0 5 10 15

CW
TEST MO DEL 1 WIT H 16 DPCH, 1 CARRIER
TEST MO DEL 1 WIT H 32 DPCH, 1 CARRIER
TEST MO DEL 1 WIT H 64 DPCH, 1 CARRIER
TEST MO DEL 1 WIT H 64 DPCH, 2 CARRIERS
TEST MO DEL 1 WIT H 64 DPCH, 3 CARRIERS
TEST MO DEL 1 WIT H 64 DPCH, 4 CARRIERS

INPUT (dBm)

Figure 24. Error from CW Linear Reference vs. Input with Various

W-CDMA Forward Link Waveforms at 2200 MHz, C

= 10 nF, C

FLTR

07631-024

= Open

OUT

Rev. A | Page 11 of 28

2

1

0

ERROR (dB)

–1

CW

–2

–3

–25 –20 –15 –10 –5 0 5 10 15

INPUT (dBm)

BPSK, 11dB CF
QPSK, 11dB CF
16QAM, 12dB CF
64QAM, 11dB CF

Figure 27. Error from CW Linear Reference vs. Input with Various

802.16 OFDM Waveforms at 3500 MHz, 10 MHz Signal BW, and

256 Subcarriers for All Modulated Signals, C

= 10 nF, C

FLTR

= Open

OUT

7631-027

ADL5502

10

9

8

7

6

5

4

3

CREST FACTOR (dB)

2

1

0

–1

–25 –20 –15 –10 –5 0 5 10 15

Figure 28. Crest Factor vs. Input of Various Complex Waveforms, 900 MHz,

Temperatures −40°C, +25°C, and +85°C, Supply 3 V

10

9

8

7

6

5

4

3

CREST FACTOR (d B)

2

1

0

–1

–25 –20 –15 –10 –5 0 5

Figure 29. Crest Factor vs. Input of Various Complex Waveforms, 1900 MHz,

Temperatures −40°C, +25°C, and +85°C, Supply 3 V

10

9

8

7

6

5

4

3

CREST FACTOR (dB)

2

1

0

–1

–25 –20 –15 –10 –5 0 5

Figure 30. Crest Factor vs. Input of Various Complex Waveforms, 3500 MHz,

Temperatures −40°C, +25°C, and +85°C, Supply 3 V

8-TONE WAVEFORM, 9dB CF

4-TONE WAVEFORM, 6dB CF

2-TONE WAVEFORM, 3d B CF

CW, 0dB CF

INPUT (dBm)

8-TONE WAVEFORM, 9dB CF

4-TONE WAVEFORM, 6dB CF

2-TONE WAVEFORM, 3d B CF

CW, 0dB CF

INPUT (dBm)

8-TONE WAVEFORM, 9d B CF

4-TONE WAVEFORM, 6dB CF

2-TONE WAV EFORM, 3dB CF

CW, 0dB CF

INPUT (dBm)

8

ENBL

1

0.1µF

2

3

FLTR

VPOS

RFIN

AD811

732Ω

C

R

F

L

POWER
SUPPLY

100pF

RF SIGNAL

GENERATOR

PULSE

GENERATOR

07631-028

T

75Ω

50Ω

ADL5502

COMM

4

VRMS

PEAK

CNTL

OSCILLOSCOPE

7

6

5

FET PROBE

07631-031

Figure 31. Hardware Configuration for Output Response

During Reset Mode to Peak-Hold Transition

CNTL

PEAK HOLD

(1ms)

200μs/DIV

464mV

459mV

07631-032

PEAK (10mV/DIV)

PEAK

10

15

7631-029

400mV rms RF INPUT

Figure 32. PEAK Response during Peak -Hold Transition, Supply 3 V,

Frequency 900 MHz, CW Input, C

VRMS

CNTL

10

15

07631-030

1µs/DIV

= 10 nF, C

FLTR

RF INPUT

PEAK HOLDENV TRACK

PEAK

= Open

OUT

07631-033

Figure 33. Reset Mode to Peak-Hold Transition, Supply 3 V, 900 MHz

Frequency, W-CDMA RL (CF = 5.8 dB) Waveform, C

= 10 nF, C

FLTR

OUT

= Open

Rev. A | Page 12 of 28

ADL5502

600

500

400

300

200

SHUNT RESIST ANCE (Ω)

100

0

0.4 0.8 1. 2 1.6 2. 0 2.4 2. 8 3.2 3. 6 4.0 4.4 4.85.2 5.6 6.0

FREQUENCY (GHz)

Figure 34. Input Impedance vs. Frequency, Supply 3 V,

Temperatures −40°C, +25°C, and +85°C

3.5

3.0

2.5

2.0

1.5

1.0

0.5

0

15

14

13

12

11

10

9

8

7

6

5

4

SHUNT CAPACITACE (p F)

07631-034

SUPPLY CURRENT (mA)

3

2

1

0

0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9

INPUT (V rms)

2.5V

07631-037

Figure 37. Supply Current vs. Input Level; 2.5 V, 3.0 V, and 3.3 V Supply;

900 MHz Frequency, Temperatures −40°C, +25°C, and +85°C

PULSED RFIN

OSCILLOSCOPE

7

6

5

FET PROBE

POWER
SUPPLY

100pF

RF SIGNAL

GENERATOR

8

ENBL

1

0.1µF

2

3

FLTR

VPOS

RFIN

C

R

F

L

T

75Ω

ADL5502

COMM

4

VRMS

PEAK

CNTL

Figure 35. Hardware Configuration for Output Response to RF Input Pulse

PULSED RFIN

400mV rms RF INPUT

160mV rms

VRMS, PEAK (400mV /DIV)

400mV rms

160mV rms

10μs/DIV

PEAK

VRMS

07631-036

Figure 36. Output Response to Various RF Input Pulse Levels, Supply 3 V,

900 MHz Frequency, C

= Open, C

FLTR

= Open

OUT

400mV rms RF INPUT

160mV rms

VRMS, PEAK (400mV/DIV)

07631-035

400mV rms

160mV rms

20μs/DIV

PEAK

VRMS

07631-038

Figure 38. Output Response to Various RF Input Pulse Levels, Supply 3 V,

900 MHz Frequency, C

VRMS, PEAK (400mV/ DIV)

= 10 nF, C

FLTR

400mV rms RF INPUT

160mV rms

400mV rms

160mV rms

40μs/DIV

= Open

OUT

PULSED RFIN

PEAK

VRMS

07631-039

Figure 39. Output Response to Various RF Input Pulse Levels, Supply 3 V,

900 MHz Frequency, C

= 22 nF, C

FLTR

= Open

OUT

Rev. A | Page 13 of 28

ADL5502

PULSE

GENERATOR

50Ω

AD811

ENBL

732Ω

POWER
SUPPLY

100pF

RF SIGNAL

GENERATOR

8

ENBL

1

C

T

R

F

L

0.1µF

75Ω

FLTR

VPOS

2

RFIN

3

VRMS

ADL5502

PEAK

CNTL

COMM

4

OSCILLOSCOPE

7

6

5

FET PROBE

Figure 40. Hardware Configuration for Output Response to

Enable Gating Measurements

ENBL

400mV rms RF INPUT

160mV rms

VRMS, PEAK (400mV/DIV)

400mV rms

160mV rms

10μs/DIV

PEAK

VRMS

07631-041

Figure 41. Output Response to Enable Gating at Various RF Input Levels,

Supply 3 V, 900 MHz Frequency, C

= Open, C

FLTR

= Open

OUT

400mV rms RF INPUT

160mV rms

VRMS, PEAK (400mV/DIV)

07631-040

400mV rms

160mV rms

10μs/DIV

PEAK

VRMS

07631-042

Figure 42. Output Response to Enable Gating at Various RF Input Levels,

Supply 3 V, 900 MHz Frequency, C

400mV rms RF INPUT

160mV rms

VRMS, PEAK (400mV/DIV)

400mV rms

160mV rms

10μs/DIV

= 10 nF, C

FLTR

= Open

OUT

ENBL

PEAK

VRMS

07631-043

Figure 43. Output Response to Enable Gating at Various RF Input Levels,

Supply 3 V, 900 MHz Frequency, C

= 22 nF, C

FLTR

= Open

OUT

Rev. A | Page 14 of 28

ADL5502

[

CIRCUIT DESCRIPTION

The ADL5502 employs two-stage detection. The critical aspect
of this technical approach is the concept of first stripping the
carrier to reveal the envelope and then performing the required
analog computation of rms and peak or any other aspect of the
envelope. An on-chip, 2-pole, passive low-pass filter preserves
the envelope frequencies up to 10 MHz and filters out the carrier.
This carrier filtering ensures that the carrier does not introduce
an error in the peak measurement.

The extracted envelope is further processed in two parallel
channels, one computing the rms value of the envelope and the
other transferring the envelope with appropriate scaling to the
output buffer.

RMS CIRCUIT DESCRIPTION AND FILTERING

The rms processing is done using a proprietary translinear
technique. This method is a mathematically accurate rms
computing approach and allows achieving unprecedented rms
accuracies for complex modulation signals irrespective of the
crest factor of the input signal. An integrating filter capacitor
does the square-domain averaging. The VRMS output can be
expressed as

T

2

2

dtV

×

∫

IN

T

1

AVRMS

×=

T1T2

−

Note that A is a scaling parameter that is decided on by the on-chip
resistor ratio, and there are no other scaling parameters involved in
this computation, which means that the rms output is inherently
free from any sources of error due to temperature, supply, and
process variation.

FILTERING

The on-chip rms filtering is sufficient for most common handset
applications, but an external filter capacitor can be connected
if additional filtering is required; however, this increases the
averaging time (see the Selecting the Square-Domain Filter and
Output Low-Pass Filter section). The on-chip rms filter has a
nominal corner frequency of 40 kHz. Any external capacitor
acts on a 1 kΩ resistor to yield a new corner frequency for the
rms filter (see Figure 1).

ENVELOPE PEAK-HOLD CIRCUIT

The envelope signal is processed through a peak-hold circuit,
using the gate of an NMOS device with a charge holding capacitor
connected to ground, driven by a one way charging path. This
low leakage node allows peak-hold times of >1 ms without
practically any drop in voltage. This circuit has the option of either
transferring the envelope in real-time or in the peak-hold mode
by toggling a control logic pin (CNTL). In the peak-hold mode,
the output only is updated when a peak bigger than the previous
biggest peak occurs. The PEAK output can be expressed as

2

T
T

max

1

2

T

()

]

VenvelopeBPEAK ×=

IN

1

T

where:

T1 is the time at which CNTL goes from high to low which is

followed by a time where CNTL stays low.

T2 is the time at which the PEAK measurement is taken, while

CNTL is still low. Here again the only scaling parameter involved is
a Scalar B, which is also decided on by the on-chip resistor ratio.

OUTPUT BUFFERS

A dual buffer takes in internal rms and envelope/peak signals
and gains these up accordingly before these are brought out on
the VRMS and PEAK pins. The output stage of the rms buffer is
a common source PMOS with a resistive load to provide a rail­to-rail output. However, output stage of the PEAK buffer is an
emitter-follower NPN stage with a resistive load to provide high
speed characteristics for this output. This however limits the
maximum voltage on the PEAK output to about 1.2 V below
supply, resulting in a lower scaling factor for the PEAK signal
path. Such a stage allows fast tracking of a rising transition when a
very narrow peak is to be followed in the 10 MHz signal band­width. It is highly recommended that capacitive loads greater
than 2 pF are avoided on the PEAK output to realize the full
bandwidth potential of the device.

Both the buffers have 100 Ω on-chip series resistances on the
output. This allows for easy low-pass filtering of the two outputs.

MEASURING THE CREST FACTOR

After proper calibration of the rms and envelope channels, the
ratio of the two outputs gives the crest factor of the signal, when
envelope output is in peak-hold mode (see the Calculation of
Crest Factor (CF) section for more details). The envelope
extraction that precedes rms and peak/envelope measurement is
common to both channels. In addition, the rms and envelope
channels share bias lines and other critical devices that are matched
between the two channels, wherever possible. This ensures that the
relative measurement between the two channels or the crest
factor measurement of the signal is more accurate than the
individual measurements of the rms value and the peak value,
although these measurements in themselves are very accurate
over temperature, supply, and process variations as well.

Rev. A | Page 15 of 28

ADL5502

O

APPLICATIONS INFORMATION

BASIC CONNECTIONS

Figure 44 shows the basic connections for the ADL5502. The
device is powered by a single supply between 2.5 V and 3.3 V,
with a quiescent current of 3 mA. The VPOS pin is decoupled
using 100 pF and 0.1 µF capacitors.

Placing a single 75  resistor at the RF input provides a
broadband match of 50 Ω. More precise resistive or reactive
matches can be applied for narrow frequency band use (see the
RF Input Interfacing section).

The rms averaging can be augmented by placing additional
capacitance at C
increasing the output capacitance, C
internal 100 Ω output resistance and C

. The ac residual can be reduced further by

FLTR

. The combination of the

OUT

produce a low-pass

OUT

filter to reduce output ripple of the VRMS output (see the
Selecting the Square-Domain Filter and Output Low-Pass Filter
section for more details).

+VS 2.5V

T

0.1µF 0.1pF

RFIN

3.3V

8

1

2

3

FLTR

ADL5502

VPOS

RFIN

COMM

ENBL

VRMS

PEAK

CNTL

4

C

FLTR

R10
75Ω

R

OUT

7

6

5

V

PEAK

CONTROL

(HIGH RESET;
LOW PEAK HO LD)

C

VRMS

OUT

Figure 44. Basic Connections for ADL5502

To measure the peak of a waveform, the control line (CNTL)
must be temporally set to high (reset mode for >1 µs) and then set
back to low (peak-hold mode). This allows the ADL5502 to be
initialized to a known state. When setting the device to measure
peak, peak-hold mode should be toggled for a period in which
the input rms power and CF is not likely to change.

If the ADL5502 is in peak-hold mode and the CF changes from
high to low or the input power changes from high to low, a
faulty peak measurement is reported. The ADL5502 simply
keeps reporting the highest peak that occurred when the peak­hold mode was activated and the input power or the CF was
high. Unless CNTL is reset, the PEAK output does not reflect
the new peak in the signal.

RF INPUT INTERFACING

The input impedance of the ADL5502 decreases with increasing
frequency in both its resistive and capacitive components (see
Figure 34). The resistive component varies from 330  at 900 MHz
to about 240  at 1900 MHz.

07631-044

A number of options exist for input matching. For operation
at multiple frequencies, a 75  shunt to ground, as shown in
Figure 45, provides the best overall match. For use at a single
frequency, a resistive or a reactive match can be used. By plotting
the input impedance on a Smith Chart, the best value for a
resistive match can be calculated. (Both input impedance and
input capacitance can vary by up to ±20% around their nominal
values.) Where VSWR is critical, the match can be improved
with a series inductor prior to the shunt component.

RF TRANSMISSI ON LINE

DIRECTIONAL

COUPLE R

50Ω

ATTN

75Ω

RFIN

ADL5502

07631-045

Figure 45. Input Interfacing to Directional Coupler

Resistive Tap RF Input

Figure 46 shows a technique for coupling the input signal into
the ADL5502 that can be applicable where the input signal is
much larger than the input range of the ADL5502. A series
resistor combines with the input impedance of the ADL5502
to attenuate the input signal. Because this series resistor forms
a divider with the frequency dependent input impedance, the
apparent gain changes greatly with frequency. However, this
method has the advantage of very little power being tapped off
in RF power transmission applications. If the resistor is large
compared to impedance of the transmission line, the VSWR of
the system is relatively unaffected.

RF TRANSMISS ION LINE

R

SERIES

RFIN

ADL5502

07631-046

Figure 46. Attenuating the Input Signal

The resistive tap or series resistance, R

R

SERIES

= RIN (1 − 10

ATTN/20

)/(10

ATTN/20

, can be expressed as

SERIES

) (1)

where:

R

is the input impedance of RFIN.

IN

AT TN is the desired attenuation factor in dB.

For example, if a power amplifier with a maximum output power
of 28 dBm is matched to the ADL5502 input at 5 dBm, then a

−23 dB attenuation factor is required. At 900 MHz, the input
resistance, R

R

, is 330 Ω.

IN

= (330 Ω)(1 − 10

SERIES

−23/20

)/(10

−23/20

) = 4330 Ω (2)

Thus, for an attenuation of −23 dB, a series resistance of
approximately 4.33 kΩ is needed.

Rev. A | Page 16 of 28

ADL5502

Multiple RF Inputs

Figure 47 shows a technique for combining multiple RF input
signals to the ADL5502. Some applications can share a single
detector for multiple bands. Three 16.5 Ω resistors in a T-network
combine the three 50 Ω terminations (including the ADL5502
with the shunt 75 Ω matching component). The broadband
resistive combiner ensures each port of the T-network sees a
50 Ω termination. Because there are only 6 dB of isolation from
one port of the combiner to the other ports, only one band
should be active at a time.

BAND 1

DIRECTIONAL

COUPLER

DIRECTIONAL

COUPLER

Figure 47. Combining Multiple RF Input Signals

BAND 2

50Ω

50Ω

16.5Ω

16.5Ω

16.5Ω

75Ω

RFIN

ADL5502

07631-047

LINEARITY

Because the ADL5502 is a linear responding device, plots of
output voltage vs. input voltage result in a straight line (see
Figure 4, Figure 5, and Figure 7) and the dynamic range in
dB is not clearly visible. It is more useful to plot the error on
a logarithmic scale, as shown in Figure 6 and Figure 8. The
deviation of the plot for the ideal straight line characteristic is
caused by input stage clipping at the high end and by signal
offsets at the low end. However, offsets at the low end can be
either positive or negative; therefore, the linearity error vs. input
level plots could also trend upwards at the low end. Figure 10,
Figure 11, Figure 12, Figure 16, Figure 17, and Figure 18 show
error distributions for a large population of devices at specific
frequencies over temperature.

It is also apparent in Figure 6 that the error at the lower portion
of the dynamic range tends to shift up as frequency is increased
This is due to the calibration points chosen, 0 dBm and 9 dBm
(see the Device Calibration and Error Calculation section).

The absolute value cell has an input impedance that varies with
frequency. The result is a decrease in the actual voltage across the
squaring cell as the frequency increases, reducing the conversion
gain. Similarly, conversion gain is less at frequencies near 450 MHz
because of the small on-chip coupling capacitor. The dynamic
range is near constant over frequency, but with a decrease in
conversion gain as frequency is increased.

Output Swing

At 900 MHz, the VRMS output voltage is nominally 1.89 times the
input rms voltage (a conversion gain of 1.89 V/V rms). Similarly,
the PEAK output voltage is nominally 1.27 times the input rms
voltage (a conversion gain of 1.27 V/V rms). The rms output
voltage swings from near ground to 2.4 V on a 3.0 V supply.

Figure 9 shows the output swings of the ADL5502 to a CW input
for various supply voltages. Only at the lowest supply voltage
(2.5 V) is there a reduction in the dynamic range as the input
headroom decreases.

VRMS Output Offset

The ADL5502 has a ±1 dB error detection range of about 30 dB,
as shown in Figure 10 to Figure 12 and Figure 16 to Figure 18. The
error is referred to the best-fit line defined in the linear region of
the output response (see the Device Calibration and Error
Calculation section for more details). Below an input power of

−18 dBm, the response is no longer linear and begins to lose
accuracy. In addition, depending on the supply voltage,
saturation may limit the detection accuracy above 12 dBm.
Calibration points should be chosen in the linear region,
avoiding the nonlinear ranges at the high and low extremes.

1k

100

VRMS (mV)

10

1

–30 –25 –20 –15 –10 –5 0 5

INPUT (dBm)

Figure 48. VRMS Output vs. Input Level Distribution of 50 Devices,

1k

100

PEAK (mV)

10

1

–30 –25 –20 –15 –10 –5 0 5 10 15

Figure 49. PEAK Output vs. Input Level Distribution of 50 Devices,

900 MHz Frequency, Supply 3.0 V

INPUT (dBm)

900 MHz Frequency, Supply 3.0 V

10

15

07631-048

7631-049

Figure 48 and Figure 49 show distributions of VRMS and PEAK
output responses vs. the input power for multiple devices. The
ADL5502 loses accuracy at low input powers as the output
response begins to fanout. As the input power is reduced, the
spread of the output response increases along with the error.

Rev. A | Page 17 of 28

ADL5502

Although some devices follow the ideal linear response at very
low input powers, not all devices continue the ideal linear
regression to a near 0 V y-intercept. Some devices exhibit
output responses that rapidly decrease and some flatten out.

With no RF signal applied, the ADL5502 has a typical output
offset of 15 mV (with a maximum of 100 mV) on VRMS and an
offset of 14 mV (with a maximum of 100 mV) on PEAK.

OUTPUT DRIVE CAPABILITY AND BUFFERING

The ADL5502 is capable of sourcing a VRMS output current of
approximately 3 mA. The output current is sourced through the
on-chip, 100 Ω series resistor; therefore, any load resistor forms
a voltage divider with this on-chip resistance. It is
recommended that the ADL5502 VRMS output drive high
resistive loads to preserve output swing. If an application requires
driving a low resistance load (as well as, in cases where increasing
the nominal conversion gain is desired), a buffering circuit is
necessary.

The PEAK output is designed to drive 2 pF loads. It is
recommended that the ADL5502 PEAK output drive low
capacitive loads to achieve a full output response time. The
effects of larger capacitive loads are particularly visible when
tracking envelopes during the falling transitions. When the
envelope is in a fall transition, the load capacitor discharges
through the on-chip load resistance of 1.9 kΩ. If the larger
capacitive load is unavoidable, the additional capacitance
can be counteracted by putting a shunt resistor to ground on
the PEAK output to allow for fast discharge. Such a shunt
resistor also makes the ADL5502 run higher current, and it
should not be reduced beyond 500 Ω.

When viewing the PEAK output on an oscilloscope, a low
capacitive FET probe should be used to interface with the
PEAK output. This reduces the capacitance presented to the
PEAK output and avoids the corresponding effects of larger
capacitive loads.

SELECTING THE SQUARE-DOMAIN FILTER AND OUTPUT LOW-PASS FILTER

The internal filter capacitor of the ADL5502 provides averaging
in the square domain but leaves some residual ac on the output.
Signals with high peak-to-average ratios, such as W-CDMA or
CDMA2000, can produce ac residual levels on the ADL5502
VRMS dc output. To reduce the effects of these low frequency
components in the waveforms, some additional filtering is
required.

The square-domain filter capacitance of the ADL5502 can be
augmented by connecting a capacitor between Pin 1 (FLTR) and
Pin 2 (VPOS). In addition, the VRMS output of the ADL5502 can
be filtered directly by placing a capacitor between VRMS (Pin 7)
and ground. The PEAK output can be filtered by placing a
capacitor between Pin 6 (PEAK) and ground. The combination
of the on-chip, 100 Ω output series resistance and the external
shunt capacitor forms a low-pass filter to reduce the residual ac.

Figure 50 and Figure 51 show the effects on the residual ripple
vs. the output and square-domain filter capacitor values at two
communication standards with high peak-to-average ratios.
Note that there is a tradeoff between ac residual and response
time. Large filter capacitances increase the turn-on and pulse
response times (see Figure 36, Figure 38, Figure 39, Figure 41,
Figure 42, and Figure 43). Figure 52 shows the effect of the two
filtering options, the output filter and the square-domain filter
capacitor, on the pulse response time of the ADL5502. For more
information on the effects of the filter capacitances on the
response, see the Power Consumption, Enable, and Power­On/Power-Off Response Time section.

60

50

C

40

30

20

AC RESIDUAL (V p- p)

10

0

1 10 100 1000

Figure 50. AC Residual vs. C

W-CDMA Forward Link (4.6 dB CF) Waveform

400

350

300

250

200

150

AC RESIDUAL (V p -p)

100

OUT

C

FLTR

CAPACITANCE (nF )

FLTR

C

OUT

C

FLTR

and C

OUT

7631-050

,

Rev. A | Page 18 of 28

50

0

1 10 100 1000

CAPACITANCE (nF )

Figure 51. AC Residual vs. C

W-CDMA Reverse Link (11.7 dB CF) Waveform

FLTR

and C

OUT

,

07631-051

ADL5502

1000

900

800

700

600

500

400

RESPONSE T IME (µs)

300

FLTR

C

200

100

0

1 10 100 1000

CAPACITANCE (nF )

Figure 52. Response Time vs. C

FLTR

and C

C

OUT

C

FLTR

OUT

200

180

160

140

120

100

80

RESPONSE TIME (µs)

60

C

40

20

0

POWER CONSUMPTION, ENABLE, AND POWER­ON/POWER-OFF RESPONSE TIME

The quiescent current consumption of the ADL5502 varies
linearly with the size of the input signal from approximately
3 mA for no signal up to 11 mA at an input level of 0.7 V rms
(10 dBm, re: 50 Ω). There is little variation in quiescent current
across power supply voltage or temperature, as shown in Figure 37.

The ADL5502 can be disabled either by pulling the ENBL (Pin 8)
to COMM (Pin 4) or by removing the supply power to the device.
Disabling the device via the ENBL function reduces the leakage
current to less than 1 µA. When the device is disabled, the output
impedance increases to approximately 5.5 kΩ on VRMS and

1.9 kΩ on PEAK.

The turn-on time and pulse response is strongly influenced by
the size of the square-domain filter and output shunt capacitor.
Figure 53 shows a plot of the output response to an RF pulse on
the RFIN pin, with a 0.1 µF output filter capacitor and no square­domain filter capacitor. The falling edge is particularly dependent
on the output shunt capacitance, as shown in Figure 53.

PULSED RFIN

400mV rms RF INPUT

250mV rms

160mV rms

VRMS (250mV/DIV)

Figure 53. Output Response to Various RF Input Pulse Levels, Supply 3 V,

900 MHz Frequency, Square-Domain Filter Open, Output Filter 0.1 μF

1ms/DIV

70mV rms

VRMS

07631-053

To improve the falling edge of the enable and pulse responses, a
resistor can be placed in parallel with the output shunt capacitor.
The added resistance helps to discharge the output filter capacitor.
Although this method reduces the power-off time, the added
load resistor also attenuates the output (see the Output Drive
Capability and Buffering section).

PULSED RFIN

OUT

07631-052

VRMS (250mV/ DIV)

400mV rms RF INPUT

250mV rms

160mV rms

70mV rms

1ms/DIV

VRMS

07631-054

Figure 54. Output Response to Various RF Input Pulse Levels,
Supply 3 V, 900 MHz Frequency, Square-Domain Filter Open,

Output Filter 0.1 μF with Parallel 1 kΩ

The square-domain filter improves the rms accuracy for high
crest factors (see the Selecting the Square-Domain Filter and
Output Low-Pass Filter section), but it can hinder the response
time. For optimum response time and low ac residual, both the
square-domain filter and the output filter should be used. The
square-domain filter at FLTR can be reduced to improve response
time, and the remaining ac residual can be decreased by using
the output filter, which has a smaller time constant.

DEVICE CALIBRATION AND ERROR CALCULATION

Because slope and intercept vary from device to device, board­level calibration must be performed to achieve high accuracy.
In general, calibration is performed by applying two input power
levels to the ADL5502 and measuring the corresponding output
voltages. The calibration points are generally chosen to be within
the linear operating range of the device. The best-fit line is
characterized by calculating the conversion gain (or slope) and
intercept using the following equations:

Gain = (V

Intercept = V

where:

V

is the rms input voltage to RFIN.

IN

V

is the voltage output at VRMS.

VRMS

Once gain and intercept are calculated, an equation can be
written that allows calculation of an (unknown) input power
based on the measured output voltage.

V

= (V

IN

− V

VRMS2

VRMS1

− Intercept)/Gain (5)

VRMS

)/(V

VRMS1

IN2

− (Gain × V

− V

) (3)

IN1

) (4)

IN1

Rev. A | Page 19 of 28

ADL5502

For an ideal (known) input power, the law conformance error of
the measured data can be calculated as

ERROR (dB) =

20 × log [(

V

VRMS, MEASURED

− Intercept)/(Gain × V

IN, IDEAL

)] (6)

Figure 55 includes a plot of the error at 25°C, the temperature
at which the ADL5502 is calibrated. Note that the error is not
zero; this is because the ADL5502 does not perfectly follow the
ideal linear equation, even within its operating region. The error
at the calibration points is, however, equal to 0 by definition.

3

In some applications, very high accuracy is required at just one
power level or over a reduced input range. For example, in a
wireless transmitter, the accuracy of the high power amplifier
(HPA) is most critical at or close to full power. The ADL5502
offers a tight error distribution in the high input power range,
as shown in Figure 56. The high accuracy range, beginning
around 4 dBm at 1900 MHz, offers 8 dB of ±0.15 dB detection
error over temperature. Multiple point calibration at ambient
temperature in the reduced range offers precise power
measurement with near 0 dB error from −40°C to +85°C.

3

2

1

0

ERROR (dB)

–1

–2

–3

–25 –20 –15 –10 –5 0 5 10 15

Figure 55. VRM S Error from Linear Reference vs. Input at −40°C , +25°C, a nd

+85°C vs. +25°C Linear Reference, Frequency 1900 MHz, Supply 3.0 V

+85ºC

+25ºC

–40ºC

INPUT (dBm)

07631-055

Figure 55 also includes error plots for the output voltage at

−40°C and +85°C. These error plots are calculated using the
gain and intercept at 25°C. This is consistent with calibration in
a mass production environment where calibration at temperature is
not practical.

The same procedure should be followed to calculate the linearity
error for the PEAK output. In this case, replace V

in the preceding equations.

V

PEAK

VRMS

with

CALIBRATION FOR IMPROVED ACCURACY

Another way of presenting the error function of the ADL5502 is
shown in Figure 56. In this case, the dB error at hot and cold
temperatures is calculated with respect to the transfer function
at ambient temperature. This is a key difference in comparison to
the previous plots. Up until now, the errors were calculated with
respect to the ideal linear transfer function at ambient temperature.
When this alternative technique is used, the error at ambient
temperature becomes equal to zero by definition (see Figure 56).

This plot is a useful tool for estimating temperature drift at a
particular power level with respect to the (nonideal) response at
ambient. The linearity and dynamic range tend to be improved
artificially with this type of plot because the ADL5502 does not
perfectly follow the ideal linear equation (especially outside of
its linear operating range). Achieving this level of accuracy in
an end application requires calibration at multiple points in the
operating range of the device.

2

1

0

ERROR (d B)

–1

–2

–3

–25 –20 –15 –10 –5 0 5 10 15

Figure 56. VRMS Error from +25°C Output Voltage at −40°C, +25°C, and
+85°C After Ambient Normalization, Frequency 1900 MHz, Supply 3.0 V

+25ºC

+85ºC

–40ºC

INPUT (dBm)

07631-056

Note that the high accuracy range center varies over frequency
(see Figure 13, Figure 14, Figure 15, Figure 19, Figure 20, and
Figure 21).

CALCULATION OF CREST FACTOR (CF)

The ADL5502 is a true rms power detector in combination with
an envelope detector that accurately determines the crest factor
of a modulated signal. The device has two outputs, VRMS and
PEAK, which respectively provide the rms and envelope peak of
the RF waveform present at RFIN. Therefore, these two outputs can
be used to accurately calculate the crest factor of the waveform.

Before CF can be measured and calculated, both of the ADL5502
outputs must be calibrated (see the Device Calibration and Error
Calculation section for the calibration procedure for VRMS and
PEAK). It is suggested that the calibration step be completed by
applying at least two input power levels with a CW signal. The
CW signal (with a CF of 0 dB) serves as the reference for the CF
calculation. When the characteristics (slope and intercept) of
the VRMS and PEAK outputs are known, the calibration for the
CF calculation is complete.

Rev. A | Page 20 of 28

ADL5502

A three-stage process must be taken to measure and calculate
the crest factor of any waveform. First, the unknown signal
must be applied to the RF input and the corresponding VRMS
level is measured. This level is indicated in Figure 57 as

V

VRMS-UNKNOWN

V

VRMS-UNKNOWN

V

PEAK-UNKNOW N

V

VRMS-UNKNO WN

V

Next, the CW reference level of PEAK, V
using

. The RF input, VIN, is calculated using

and Equation 5.

PEAK OF
UNKNOWN WAVEFO RM

VRMS OF

OUTPUT (V)

3

PEAK-CW

2

1

0

V

IN

Figure 57. Procedure for Crest Factor Calculation

V

(that is, the output voltage that would be seen if the

IN

UNKNOWN WAVEFO RM
(RESULT INDEP ENDENT
OF WAVEFORM)

INPUT (V rms)

PEAK OF
CW, CF = 0d B

PEAK-CW

, is calculated

07631-057

incoming waveform was a CW signal).

V

Finally, the actual level of PEAK,

PEAK-CW

= (VIN Gain

) + Intercept

PEAK

V

PEAK-UNKNOWN

(7)

PEAK

, is measured and

the CF can be calculated as

CF = 20·log

V

where

V

PEAK-UNKNOWN

PEAK-CW

(V

10

PEAK-UNKNOWN/VPEAK-CW

) (8)

, is used as a reference point to compare

,. If both V

values are equal, then the CF is 0 dB,

PEAK

as shown in Figure 58 with the CW signal. Across the dynamic
range, the calculated CF hovers about the 0 dB line. Likewise, for
complex waveforms of 3 dB, 6 dB, and 9 dB CFs, the calculations
accurately hover about the corresponding CF levels.

10

9

8

7

6

5

4

3

CREST FACTOR (dB)

2

1

0

–1

–25 –20 –15 –10 –5 0 5 10 15

Figure 58. Reported Crest Factor of Various Waveforms

8-TONE WAVEFORM, 9d B CF

4-TONE WAV EFORM, 6d B CF

2-TONE WAV EFORM, 3dB CF

CW, 0dB CF

INPUT (dBm)

07631-058

DRIFT OVER A REDUCED TEMPERATURE RANGE

Figure 59 and Figure 60 shows the error over temperature for a

1.9 GHz input signal. RMS error due to drift over temperature
consistently remains within ±0.25 dB and only begins to exceed
this limit when the ambient temperature rises above +65°C and
drops below −30°C. For all frequencies using a reduced
temperature range, higher measurement accuracy is achievable.

1.00
+25°C

–40°C
–20°C
+5°C
+45°C
+75°C

–10°C

+15°C

+55°C

+85°C

0.75

0.50

0.25

0

ERROR (dB)

–0.25

–0.50

–0.75

–1.00

–25 –20 –15 –10 –5 0 5 10 15

Figure 59. VRMS Typical Drift at 1.9 GHz for Various Temperatures

1.00
+25°C

–40°C
–20°C
+5°C
+45°C
+75°C

–10°C

+15°C

+55°C

+85°C

0.75

0.50

0.25

0

ERROR (dB)

–0.25

–0.50

–0.75

–1.00

–25 –20 –15 –10 –5 0 5 10 15

Figure 60. PEAK Typical Drift at 1.9 GHz for Various Temperatures

–30°C
0°C
+35°C
+65°C

INPUT (dBm)

–30°C
0°C
+35°C
+65°C

INPUT (dBm)

07631-059

07631-060

Rev. A | Page 21 of 28

ADL5502

OPERATION AT HIGH FREQUENCIES

The ADL5502 works at high frequencies but exhibits slightly
higher linearity error. Figure 61 and Figure 62 show the linearity
error distributions for VRMS and PEAK of 50 devices at 6000 MHz
over temperature. The typical slopes at 6000 MHz are 0.87 V/V rms
and 0.58 V/V rms for VRMS and PEAK, respectively. The intercepts
at 6000 MHz are 0.002 V and 0.005 V for each respective output.

3

2

1

0

ERROR (dB)

–1

–2

–3

–25 –20 –15 –10 –5 0 5

INPUT (dBm)

Figure 61. VRMS Output Temperature Drift from +25°C Linear Reference

for 50 Devices at −40°C, +25°C, and +85°C, 6000 MHz, Supply 3.0 V

3

10

15

07631-061

3

2

1

0

ERROR (dB)

–1

–2

–3

–25 –20 –15 –10 –5 0 5

INPUT (dBm)

10

15

Figure 63. VRMS Output Delta from +25°C Output Voltage for

50 Devices at −40°C and +85°C, Frequency 6000 MHz, Supply 3.0 V

3

2

1

0

ERROR (d B)

–1

07631-063

2

1

0

ERROR (dB)

–1

–2

–3

–25 –20 –15 –10 –5 0 5

INPUT (dBm)

10

15

07631-062

Figure 62. PEAK Output Temperature Drift from +25°C Linear Reference

for 50 Devices at −40°C, +25°C, and +85°C, 6000 MHz, Supply 3.0 V

Due to the repeatability of the performance from part to part,
compensation can be applied to reduce the effects of temperature
drift and linearity error. To detect larger dynamic ranges at
higher frequencies, the transfer function at ambient temperature
can be calibrated, thus eliminating the linearity error. This
technique is discussed in detail in the Calibration for Improved
Accuracy section. Figure 63 and Figure 64 show the temperature
drift distributions for both outputs of 50 devices at 6000 MHz.

–2

–3

–25 –20 –15 –10 –5 0 5

INPUT (dBm)

10

15

07631-064

Figure 64. PEAK Output Delta from +25°C Output Voltage for

50 Devices at −40°C and +85°C, Frequency 6000 MHz, Supply 3.0 V

DEVICE HANDLING

The wafer-level chip scale package consists of solder bumps
connected to the active side of the die. The part is lead-free with

95.5% tin, 4.0% silver, and 0.5% copper solder bump composition.
The WLCSP can be mounted on printed circuit boards using
standard surface-mount assembly techniques; however, caution
should be taken to avoid damaging the die. See the AN-617

Application Note,

additional information. WLCSP devices are bumped die; therefore,
the exposed die can be sensitive to light, which can influence
specified limits. Lighting in excess of 600 lux can degrade
performance.

MicroCSP Wafer Level Chip Scale Package, for

Rev. A | Page 22 of 28

ADL5502

EVALUATION BOARD

Figure 65 shows the schematic of the ADL5502 evaluation board.
The board is powered by a single supply in the 2.5 V to 3.3 V
range. The power supply is decoupled by 100 pF and 0.1 µF
capacitors.

Tabl e 4 details the various configuration options of the evaluation
board. Figure 66 and Figure 67 show the component and circuit
layouts of the evaluation board.

The RF input has a broadband match of 50 Ω using a single
75  resistor at R10. More precise matching at spot frequencies
is possible using the pads for C15, C16, and R10 (see the RF
Input Interfacing section).

The two outputs, accessible via the SMAs labeled VRMS and
VENV, provide the rms response and the envelope/peak-hold
measurement of the RF input power level. The device must be
enabled by switching SW1 to high (setting the switch to the
position opposite that of the SW1 label).

RFIN

VPOS

(P1 – 8)

ENBL

C17

10nF

C

1

4

1

0

0

F

p

R10

C15 C16

75Ω

VPOS

R2

0Ω

1

2

3

1

C

F

µ

1

.

0

3

VPOS (P1 – 1)

SW1

8

ENBL

FLTR

VRMS

ADL5502

1
p

2

F

COMM

4

PEAK

CNTL

1

C

1

.

0

1

F

µ

VPOS

RFIN

C
0

0

1

Figure 65. Evaluation Board Schematic

R1

0Ω

7

6

5

The device is placed in peak-hold mode by placing the switch
SW2 in the position closes to the SW2 label. Envelope-tracking
mode is possible by setting SW2 in the opposite switch position
(away from the SW2 label). A signal generator can drive the control
mode via the SMA labeled CNTL (see Tab l e 4 for more details).

Operating in Peak-Hold Mode

To operate the device in peak-hold mode, the control line must be
temporally set to high (reset mode for >1 s) and then set back to
low (peak-hold mode). This allows the ADL5502 initialize to a
known state.

Land Pattern and Soldering Information

Pad diameters of 0.28 mm are recommended with a solder paste
mask opening of 0.38 mm. For the RF input trace, a trace width
of 0.30 mm is used, which corresponds to a 50  characteristic
impedance for the dielectric material being used (FR4). All traces
going to the pads are tapered down to 0.15 mm. For the RFIN
line, the length of the tapered section is 0.20 mm.

(P1 – 4)

R11
(OPEN)

R12
(OPEN)

R4
0Ω

(P1 – 6)

R5
0Ω

(P1 – 6)

R9
0Ω

R7

10kΩ

VPOS

VRMS

VENV

CNTL

07631-065

R3

0Ω

C18
(OPEN)

R6

0Ω

C19
(OPEN)

R13

0Ω

C20
(OPEN)

R8

10kΩ

SW2

Figure 66. Layout of Evaluation Board, Component Side

7631-066

Rev. A | Page 23 of 28

07631-067

Figure 67. Layout of Evaluation Board, Circuit Side

ADL5502

Table 4. Evaluation Board Configuration Options

Component Description Default Condition

VPOS, GND Ground and Supply Vector Pins. Not applicable
C13, C14 Power Supply Decoupling. Nominal supply decoupling of 0.01 μF and 100 pF.

C17

R10, C15, C16

R3, R6, R11,
R12, C18, C19

R1, SW1

R7, R8, R13,
C20, SW2

R2, R4, R5,
R9, C11, C12

Filter Capacitor. The internal rms averaging capacitor can be augmented by placing
additional capacitance in C17.

RF Input interface. The 75 Ω resistor at R10 combines with the ADL5502 internal input
impedance to give a broadband input impedance of around 50 Ω. The pads for components
C15, C16, and R10 can be used for more precise matching at a particular frequency.

Output Filtering. The combination of the internal 100 Ω output resistance and C18 produce
a low-pass filter to reduce output ripple of the VRMS output. Similarly, C19 and the internal
100 Ω output resistance form a low-pass filter at the PEAK output. Either output can be
scaled down using the resistor divider pads, R3, R11, R6, and R12.

Device Enable. When the switch is set toward the SW1 label, the ENBL pin is grounded
(through the 0 Ω resistor) putting the device in power-down mode. In the opposite switch
position, the ENBL pin is connected to VPOS and the ADL5502 is in enable mode. While the
switch is in the disabled position, the ENBL pin can be driven by a signal generator via the
SMA labeled ENBL. In this case, R1 must be removed or changed to provide a 50 Ω match.

Control Interface. When the switch is set toward the SW2 label, the CNTL pin is grounded
(through a 10 kΩ resistor) putting the device in peak-hold mode. In the opposite switch
position, the pin is connected to VPOS (through a 10 kΩ resistor) and the ADL5502 is in
reset mode. While the switch is in the peak-hold position, the CNTL pin can be driven by
a signal generator via the SMA labeled CNTL. In this case, R8 may be removed or changed to
provide a 50 Ω match. R13 and C20 allow for a low-pass filter design for the control pin.

Alternate Interface. The end connector, P1, allows access to various ADL5502 signals.
These signal paths are only used during factory test and characterization.

C13 = 0.1 μF (Size 0402)
C14 = 100 pF (Size 0402)

C17 = 10 nF (Size 0402)

R10 = 75 Ω (Size 0402)
C15, C16 = 0 Ω (Size 0402)

R3, R6 = 0 Ω (Size 0402)
R11, R12 = open (Size 0402)
C18, C19 = open (Size 0402)

R1 = 0 Ω (Size 0402)
SW1 = away from SW1 label

R7, R8 = 10 kΩ (Size 0402)
R13 = 0 Ω (Size 0402)
C20 = Open (Size 0402)
SW2 = away from SW1 label

R2, R4, R5, R9 = 0 Ω (Size 0402)
C11 = 0.1 μF (Size 0402)
C12 = 100 pF (Size 0402)

Rev. A | Page 24 of 28

ADL5502

OUTLINE DIMENSIONS

0.625

1.500

1.460 SQ

1.420

BALL A1

IDENTIFIER

TOP VIEW

0.355

0.330

0.304

Figure 68. 8-Ball Wafer Level Chip Scale Package [WLCSP]

Dimensions shown in millimeters

ORDERING GUIDE

Model1 Temperature Range Package Description Package Option Branding Ordering Quantity

ADL5502ACBZ-P7 –40°C to +85°C 8-Ball WLCSP, 7” Pocket Tape and Reel CB-8-3 Q1C 3,000
ADL5502ACBZ-P2 –40°C to +85°C 8-Ball WLCSP, 7” Pocket Tape and Reel CB-8-3 Q1C 250
ADL5502-EVALZ Evaluation Board

1

Z = RoHS Compliant Part.

0.570

0.514

SEATING
PLANE

0.345

0.295

0.245

0.05 NOM
COPLANARITY

0.270

0.240

0.210

(CB-8-3)

0.50

BALL PITCH

BOTTOM VIEW

(BALL SIDE UP)

123

A

B

C

03-17-2009-A

Rev. A | Page 25 of 28

ADL5502

NOTES

Rev. A | Page 26 of 28

ADL5502

NOTES

Rev. A | Page 27 of 28

ADL5502

NOTES

©2008–2011 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D07631-0-1/11(A)

Rev. A | Page 28 of 28