Datasheet 74LVX126TTR, 74LVX126MTR Datasheet (SGS Thomson Microelectronics)

Page 1
74LVX126
LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE)
WITH 5V TOLERANT INPUTS
HIGH SPEED:
t
=4.4ns (TYP.) at VCC = 3.3V
PD
5V TOLERANT INPUTS
INPUT VOLTAGE LEVEL:
V
= 0.8V, VIH = 2V at VCC =3V
IL
LOW POWER DISSIPATION:
I
= 2 µA (MAX.) at TA=25°C
CC
LOW NOISE:
V
= 0.3V (TYP.) at VCC =3.3V
OLP
SYMMETRICAL OUTPUT IMPEDANCE:
|I
| = IOL = 4 mA (MIN) at VCC =3V
OH
BALANCED PROPAGATION DELAYS:
t
t
PLH
OPERATING VOLTAGE R ANGE:
V
CC
PIN AND FUNCTION COMPATIBLE WITH
PHL
(OPR) = 2V to 3.6V (1.2V Data Retention)
74 SERIES 126
IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The 74LVX126 is a low voltage CMOS QUAD BUS BUFFERs fabricated with sub-micron silic on gate and double-layer metal wiring C
2
MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications.
TSSOPSOP
ORDER CODES
PACKAGE TUBE T & R
SOP 74LVX126M 74LVX126MTR
TSSOP 74LVX126TTR
This device requires the 3-STATE control input G to be set low to pl ace the output go in to the hi gh impedance state. Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V. It combines high speed performance with the true CMOS low power consumption. All inputs and outputs are equipped with protection circuits against stat ic discharge, giving them 2KV ESD immunity and transient excess voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
1/9July 2001
Page 2
74LVX126
INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN No SYMBOL NAME AND FUNCTION
1, 4, 10, 13 1G to 4G Output Enable Inputs
2, 5, 9, 12 1A to 4A Data Inputs 3, 6, 8, 11 1Y to 4Y Data Outputs
7 GND Ground (0V)
14
V
CC
TRUTH TABLE
AGY
XLZ
LHL
HHH
X :Don‘t Care Z : High Impedance
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
V
V
V
I
I
OK
I
I
or I
CC
T
T
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied
Supply Voltage
CC
DC Input Voltage
I
DC Output Voltage -0.5 to VCC + 0.5
O
DC Input Diode Current
IK
DC Output Diode Current DC Output Current
O
DC VCC or Ground Current
GND
Storage Temperature
stg
Lead Temperature (10 sec)
L
Positive Supply Voltage
-0.5 to +7.0 V
-0.5 to +7.0 V V
- 20 mA
± 20 mA ± 25 mA ± 50 mA
-65 to +150 °C
300 °C
RECOMMENDED OPERATING CONDITIONS
Symbol Parameter Value Unit
V
V
V
T
dt/dv
1) Truth T abl e guaranteed: 1.2V to 3.6V
2) V
from 0.8V to 2.0V
IN
2/9
Supply Voltage (note 1)
CC
Input Voltage
I
Output Voltage 0 to V
O
Operating Temperature
op
Input Rise and Fall Time (note 2) (V
CC
= 3V)
2 to 3.6 V 0 to 5.5 V
CC
-55 to 125 °C 0 to 100 ns/V
V
Page 3
DC SPECIFICATIONS
Symbol Parameter
V
V
V
V
I
I
High Level Input
IH
Voltage
Low Level Input
IL
Voltage
High Level Output
OH
Voltage
Low Level Output
OL
Voltage
High Impedance
OZ
Output Leakage Current
Input Leakage
I
I
Current Quiescent Supply
CC
Current
74LVX126
Test Condition Value
T
= 25°C
V
CC
(V)
A
Min. Typ. Max. Min. Max. Min. Max.
2.0 1.5 1.5 1.5 222
3.6
2.4 2.4 2.4
2.0 0.5 0.5 0.5
3.6 0.8 0.8 0.8
2.0
3.0
2.0
3.0
3.6
3.6
3.6
IO=-50 µA I
=-50 µA
O
I
=-4 mA
O
IO=50 µA I
=50 µA
O
I
=4 mA
O
= VIH or V
V
I
IL
VO = VCC or GND
= 5.5V or GND
V
I
= VCC or GND
V
I
1.9 2.0 1.9 1.9
2.9 3.0 2.9 2.9
2.58 2.48 2.4
0.0 0.1 0.1 0.1
0.0 0.1 0.1 0.1
±0.25 ± 2.5 ± 5 µA
-40 to 85°C -55 to 125°C
0.36 0.44 0.55
± 0.1 ± 1 ± 1 µA
22020µA
Unit
V3.0
V3.0 0.8 0.8 0.8
V3.0
V3.0
DYNAMIC SWITCHING CHARACTERISTICS
Test Condition Value
= 25°C
Symbol Parameter
V V
Dynamic Low
OLP
Voltage Quiet
OLV
Output (note 1, 2)
V
CC
(V)
3.3
T
A
Min. Typ. Max. Min. Max. Min. Max.
0.3 0.5
-0.5 -0.3
Dynamic High
V
IHD
Voltage Input
3.3 2.0
= 50 pF
C
L
(note 1, 3) Dynamic Low
V
ILD
Voltage Input
3.3 0.8
(note 1, 3)
1) Worst c ase package.
2) Max number of output s defined as (n). Dat a i nputs are driven 0V to 3.3V, (n -1) outputs switc hi ng and one out put at GND.
3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3.3V to threshold (V (V
), f=1MHz.
IHD
-40 to 85°C -55 to 125°C
ILD
Unit
V
), 0V to threshold
3/9
Page 4
74LVX126
AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3ns)
Test Condition Value
T
Symbol Parameter
t
Propagation Delay
PLH PHL
Time
t
3.3
3.3
PZL PZH
Output Enable Time
t t
3.3
3.3
t
Output Disable
PLZ
t
t
OSLH
t
OSHL
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch­ing in the same directio n, either HIGH or LO W
2) Param eter guarante ed by design (*) Vol tage rang e i s 3.3V ±
Time
PHZ
Output to Output Skew Time (note 1,2)
3.3
3.3
0.3V
C
V
CC
(V)
2.7
2.7
L
(pF)
15 5.8 8.0 1.0 9.6 1.0 11.5 50 7.0 10.5 1.0 12.6 1.0 15.0
(*)
15 4.4 6.2 1.0 8.5 1.0 9.5
(*)
50 5.9 9.7 1.0 12.0 1.0 13.5
2.7 15 8.9 11.5 1.0 12.5 1.0 12.5
2.7 50 10.0 14.0 1.0 16.0 1.0 16.0
(*)
15 8.0 10.4 1.0 11.5 1.0 11.5
(*)
50 8.9 12 1.0 13.0 1.0 13.0
2.7 50 7.2 11.0 1.0 13.0 1.0 15.6
(*)
50 6.0 8.5 1.0 11.0 1.0 13.0
2.7 50 0.5 1.0 1.5 1.5
(*)
50 0.5 1.0 1.5 1.5
= 25°C
A
Min. Typ. Max. Min. Max. Min. Max.
-40 to 85°C -55 to 125°C
Unit
ns
ns
ns
ns
CAPACITIVE CHARACTERISTICS
Test Condition Value
T
Symbol Parameter
C
C
C
Input Capacitance
IN
Output
OUT
Capacitance Power Dissipation
PD
Capacitance
V
CC
(V)
3.3 4101010pF
3.3 6 pF
3.3 14 pF
= 25°C
A
Min. Typ. Max. Min. Max. Min. Max.
(note 1)
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
-40 to 85°C -55 to 125°C
= CPD x VCC x fIN + ICC/4 (per c ircuit )
CC(opr)
Unit
4/9
Page 5
TEST CIRCUIT
TEST SWITCH
t
, t
PLH
PHL
, t
t
PZL
PLZ
t
, t
PZH
PHZ
CL =15/50pF or equivalent (includes jig and probe capacitance)
= R1 = 1Kor equivalent
R
L
= Z
R
of pulse generator (typically 50)
T
OUT
Open
V
CC
GND
74LVX126
WAVEFORM 1 : PROPAGATION DELAYS (f=1MHz; 50% duty cycle)
5/9
Page 6
74LVX126
WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)
6/9
Page 7
SO-14 MECHANICAL DATA
74LVX126
DIM.
A 1.75 0.068 a1 0.1 0.2 0.003 0.007 a2 1.65 0.064
b 0.35 0.46 0.013 0.018 b1 0.19 0.25 0.007 0.010
C 0.5 0.019
c1 45° (typ.)
D 8.55 8.75 0.336 0.344 E 5.8 6.2 0.228 0.244
e 1.27 0.050 e3 7.62 0.300
F 3.8 4.0 0.149 0.157 G 4.6 5.3 0.181 0.208
L 0.5 1.27 0.019 0.050
M 0.68 0.026 S8° (max.)
MIN. TYP MAX. MIN. TYP. M AX.
mm. inch
PO13G
7/9
Page 8
74LVX126
TSSOP14 MECHANICAL DATA
mm. inch
DIM.
MIN. TYP MAX. MIN. TYP. M AX.
A 1.2 0.047
A1 0.05 0.15 0.002 0.004 0.006
A2 0.8 1 1.05 0.031 0.039 0.041
b 0.19 0.30 0.007 0.012
c 0.09 0.20 0.004 0.0089
D 4.9 5 5.1 0.193 0.197 0.201
E 6.2 6.4 6.6 0.244 0.252 0.260
E1 4.3 4.4 4.48 0.169 0.173 0.176
e 0.65 BSC 0.0256 BSC
K0° 8°0° 8°
L 0.45 0.60 0.75 0.018 0.024 0.030
A2
A
A1
b
e
c
K
L
E
D
E1
PIN 1 IDENTIFICATION
8/9
1
0080337D
Page 9
74LVX126
Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No li cense is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or systems without express written approval of STMicroelectronics.
Australi a - Brazil - China - Finland - France - Germany - Hong Kong - Indi a - Italy - Japan - Malaysia - Ma l ta - Morocco
© The ST logo is a registered trademark of STMicroelectronics
© 2001 STM icroelectr o n ics - Printed in It aly - All Rights Reserved
STMicr o el ectronics GROU P OF COM PANIES
Singapo re - Spain - Sweden - Switzerl and - United Ki ngdom
© http://www.st.com
9/9
Loading...