Page 1
74LCX125
LOW VOLTAGE CMOS QUAD BUS BUFFER (3-STATE)
WITH 5V TOLERANT INPUTS AND OUTPUTS
■ 5V TOLERANT INPUTS AND OUTPUTS
■ HIGH SPEED :
t
= 5.2 ns (MAX.) at VCC = 3V
PD
■ POWER DOWN PROTECTION ON INPUT S
AND OUTPUTS
■ SYMMETRICAL OUTPUT IMPEDANCE:
| = IOL = 24mA (MIN) at VCC = 3V
|I
OH
■ PCI BUS LEVELS GUARANT EED AT 2 4 mA
■ BALANCED PROPAGATION DELAYS:
t
≅ t
PLH
■ OPERATING VOLTAGE RANGE:
V
CC
PHL
(OPR) = 2.0V to 3.6V (1.5V Data
Retention)
■ PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 125
■ LATCH-UP PERFORMANCE EXCEEDS
500mA (JESD 17)
■ ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
DESCRIPTION
The 74LCX125 is a low voltage CMOS QUAD
BUS BUFFER fabricated with sub-micron silicon
gate and double-layer metal wiring C
2
MOS
technology. It is ideal for low power and high
TSSOPSOP
ORDER CODES
PACKAGE TUBE T & R
SOP 74LCX125M 74LCX125MTR
TSSOP 74LCX125TTR
speed 3.3V applications; it can be interfaced to 5V
signal environment for both inputs and outputs.
The device requires the 3-STATE control input G
to be set high to pl ace the output in to the high
impedance state.
It has same speed performance at 3. 3V than 5V
AC/ACT family, combined with a lower power
consumption.
All inputs and outputs are equipped with
protection circuits against stat ic discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
1/9September 2001
Page 2
74LCX125
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION TRUTH TABLE
PIN No SYMBOL NAME AND FUNCTION
1, 4, 10, 13 1G
TO 4G Output Enable Input
2, 5, 9, 12 1A TO 4A Data Inputs
3, 6, 8, 11 1Y TO 4Y Data Outputs
7 GND Ground (0V)
14
V
CC
Positive Supply Voltage
X : Don’t Care
Z : High Impedance
AGY
XHZ
LLL
HLH
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
V
V
V
V
I
I
OK
I
I
CC
I
GND
T
T
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
1) I
absolute ma xim um rating mu st be observed
O
2) V
< GND
O
Supply Voltage
CC
DC Input Voltage
I
DC Output Voltage (OFF State or High Impedance)
O
DC Output Voltage (High or Low State) (note 1) -0.5 to VCC + 0.5
O
DC Input Diode Current
IK
DC Output Diode Current (note 2)
DC Output Current
O
DC Supply Current per Supply Pin
DC Ground Current per Supply Pin
Storage Temperature
stg
Lead Temperature (10 sec)
L
-0.5 to +7.0 V
-0.5 to +7.0 V
-0.5 to +7.0 V
V
- 50 mA
- 50 mA
± 50 mA
± 100 mA
± 100 mA
-65 to +150 °C
300 °C
2/9
Page 3
74LCX125
RECOMMENDED OPERATING CONDITIONS
Symbol Parameter Value Unit
V
V
V
V
I
OH
I
OH
T
dt/dv Input Rise and Fall Time (note 2) 0 to 10 ns/V
1) Truth T abl e guaranteed: 1.5V to 3.6V
2) V
from 0.8V to 2V at VCC = 3.0V
IN
DC SPECIFICATIONS
Supply Voltage (note 1)
CC
Input Voltage
I
Output Voltage (OFF State or High Impedance)
O
Output Voltage (High or Low State) 0 to V
O
, I
High or Low Level Output Current (VCC = 3.0 to 3.6V)
OL
, I
High or Low Level Output Current (VCC = 2.7V)
OL
Operating Temperature
op
Test Condition Value
2.0 to 3.6 V
0 to 5.5 V
0 to 5.5 V
CC
± 24 mA
± 12 mA
-55 to 125 °C
V
Symbol Parameter
V
V
V
V
I
I
OZ
IH
IL
OH
OL
I
I
off
High Level Input
Voltage
Low Level Input
Voltage
High Level Output
Voltage
Low Level Output
Voltage
Input Leakage
Current
Power Off Leakage
Current
High Impedance
Output Leakage
Current
I
CC
∆I
Quiescent Supply
Current
ICC incr. per Input
CC
V
CC
(V)
2.7 to 3.6
2.7 to 3.6
2.7
3.0
2.7 to 3.6
2.7
3.0
2.7 to 3.6
0
2.7 to 3.6
2.7 to 3.6
2.7 to 3.6
-40 to 85 °C -55 to 125 °C
Min. Max. Min. Max.
2.0 2.0 V
0.8 0.8 V
IO=-100 µAVCC-0.2 VCC-0.2
I
=-12 mA
O
I
=-18 mA
O
I
=-24 mA
O
=100 µA
I
O
I
=12 mA
O
I
=16 mA
O
I
=24 mA
O
= 0 to 5.5V
V
I
V
or VO = 5.5V
I
= VIH or V
V
I
VO = 0 to V
VI = VCC or GND
V
or VO= 3.6 to 5.5V
I
VIH = VCC - 0.6V
IL
CC
2.2 2.2
2.4 2.4
2.2 2.2
0.2 0.2
0.4 0.4
0.4 0.4
0.55 0.55
± 5 ± 5 µA
10 10 µA
± 5 ± 5 µA
10 10
± 10 ± 10
500 500 µA
Unit
V
V
µA
3/9
Page 4
74LCX125
DYNAMIC SWITCHING CHARACTERISTICS
Test Condition Value
T
Symbol Parameter
V
OLP
V
OLV
1) Number of outputs d ef i ned as "n". Me asured with "n-1" output s switching from HIGH to LO W or LOW to HIGH. The remaini ng outpu t is
measur ed i n the LOW state.
Dynamic Low Level Quiet
Output (note 1)
V
3.3
CC
(V)
= 50pF
C
L
V
= 0V, VIH = 3.3V
IL
Min. Typ. Max.
AC ELECTRICAL CHARACTERISTICS
Test Condition Value
= 25 °C
A
0.8
-0.8
Unit
V
Symbol Parameter
t
PLH tPHL
t
PZL tPZH
Propagation Delay
Time
Output Enable Time
to HIGH and LOW
level
t
PLZ tPHZ
Output Disable Time
to HIGH and LOW
level
t
OSLH
t
OSHL
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (t
2) Param eter guaran te ed by design
Output To Output
Skew Time (note1,
2)
V
CC
(V)
2.7
3.0 to 3.6 1.0 5.2 1.0 6.0
C
R
L
(pF)
(Ω)
50 500 2.5
= t
t
L
s
(ns)
2.7
3.0 to 3.6 1.0 5.0 1.0 6.0
50 500 2.5
2.7
3.0 to 3.6 1.0 5.0 1.0 6.0
50 500 2.5
3.0 to 3.6 50 500 2.5 1.0 1.0 ns
OSLH
= | t
PLHm
- t
PLHn
|, t
OSHL
= | t
-40 to 85 °C -55 to 125 °C
r
Min. Max. Min. Max.
6.0 6.9
1.0 6. 0 1.0 6.9
1.0 6. 0 1.0 6.9
- t
PHLn
|)
PHLm
Unit
ns
ns
ns
CAPACITIVE CHARACTERISTICS
Test Condition Value
T
Symbol Parameter
C
C
OUT
C
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
Input Capacitance
IN
Output Capacitance
Power Dissipation Capacitance
PD
(note 1)
V
CC
(V)
3.3
3.3
VIN = 0 to V
VIN = 0 to V
3.3 fIN = 10MHz
V
= 0 or V
IN
Min. Typ. Max.
CC
CC
CC
CC(opr)
= 25 °C
A
Unit
5pF
10 pF
37
= CPD x VCC x fIN + ICC/4 (per gate)
pF
4/9
Page 5
TEST CIRCUIT
TEST SWITCH
t
, t
PLH
PHL
, t
t
PZL
PLZ
t
, t
PZH
PHZ
CL = 50 pF or equival ent (includes jig and probe capacitance)
R
= R1 = 500Ω or equivalent
L
= Z
R
of pulse generator (typically 50Ω)
T
OUT
74LCX125
Open
6V
GND
WAVEFORM 1 : PROPAGATION DELAY (f=1MHz; 50% duty cycle)
5/9
Page 6
74LCX125
WAVEFORM 2 : OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50 % duty cycl e )
6/9
Page 7
SO-14 MECHANICAL DATA
74LCX125
DIM.
A 1.75 0.068
a1 0.1 0.2 0.003 0.007
a2 1.65 0.064
b 0.35 0.46 0.013 0.018
b1 0.19 0.25 0.007 0.010
C 0.5 0.019
c1 45° (typ.)
D 8.55 8.75 0.336 0.344
E 5.8 6.2 0.228 0.244
e 1.27 0.050
e3 7.62 0.300
F 3.8 4.0 0.149 0.157
G 4.6 5.3 0.181 0.208
L 0.5 1.27 0.019 0.050
M 0.68 0.026
S8° (max.)
MIN. TYP MAX. MIN. TYP. MAX.
mm. inch
PO13G
7/9
Page 8
74LCX125
TSSOP14 MECHANICAL DATA
mm. inch
DIM.
MIN. TYP MAX. MIN. TYP. MAX.
A 1.2 0.047
A1 0.05 0.15 0.002 0.004 0.006
A2 0.8 1 1.05 0.031 0.039 0.041
b 0.19 0.30 0.007 0.012
c 0.09 0.20 0.004 0.0089
D 4.9 5 5.1 0.193 0.197 0.201
E 6.2 6.4 6.6 0.244 0.252 0.260
E1 4.3 4.4 4.48 0.169 0.173 0.176
e 0.65 BSC 0.0256 BSC
K0° 8°0° 8°
L 0.45 0.60 0.75 0.018 0.024 0.030
A2
A
A1
b
e
c
K
L
E
D
E1
PIN 1 IDENTIFICATION
8/9
1
0080337D
Page 9
74LCX125
Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No li cense is granted by imp lication or otherwise under a ny patent or patent rig hts of STMicroelectronics. Specificat ions
mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information
previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or
systems without express written approval of STMicroelectronics.
Australi a - Brazil - China - Finland - F rance - Germany - Hong Kon g - India - Italy - Japan - Malaysi a - Malta - Morocco
© The ST logo is a registered trademark of STMicroelectronics
© 2000 STM icroelectronics - Pri n ted in Italy - All Rights Reser ved
STMicr o el ectronics GROUP OF COMPANI ES
Singapo re - Spain - Swe den - Switze rl and - United K i ngdom
© http://www.st.com
9/9
Loading...