74F253
Dual 4-Input Multiplexer with 3-STATE Outputs
74F253 Dual 4-Input Multiplexer with 3-STATE Outputs
April 1988
Revised September 2000
General Description
The 74F253 is a dual 4-input multiplexer with 3-STATE outputs. It can select two bits of data f rom four sour ces using
common select inputs. The output may be individually
switched to a high impe dance state with a HIGH on the
respective Output Enable (OE
to interface directly with bus oriented systems.
) inputs, allowing the o utp uts
Features
■ Multifunction capability
■ Non-inverting 3-STATE outputs
Ordering Code:
Order Number Package NumberPackage Description
74F253SC M16A16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F253SJ M16D16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F253PCN16E16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also availab le in Tape and Reel. Specify by appending the suffix letter “X” to the o rdering code.
Side A Data Inputs1.0/1.020 µA/−0.6 mA
Side B Data Inputs1.0/1.020 µA/−0.6 mA
Common Select Inputs1.0/1.020 µA/−0.6 mA
Side A Output Enable Input (Active LOW)1.0/1.020 µA/−0.6 mA
Side B Output Enable Input (Active LOW)1.0/1.020 µA/−0.6 mA
3-STATE Outputs150/40(33.3)−3 mA/24 mA (20 mA)
U.L.
HIGH/LOW
Input I
Output I
IH/IIL
OH/IOL
Functional Description
This device contains two identical 4-input multiplexers with
3-STATE out puts. They select two bits from four sources
selected by common Select inputs (S
multiplexers have individual Output Enable (OE
, S1). The 4-input
0
, OEb)
a
inputs which, when HIGH, force the outputs to a high
impedance (High Z) st ate. This device is the log ic implementation of a 2-pole, 4-posit ion sw itch, wh ere the positio n
of the switch is determined by the logi c levels supplied to
the two select inpu ts. The logic equations for the outputs
are shown below:
Z
= OEa • (I0a • S1 • S0 + I1a • S1 • S0 +
a
I2a • S1 • S0 + I3a • S1 • S0)
= OEb • (I0b • S1 • S0 + I1b • S1 • S0 +
Z
b
I2b • S1 • S0 + I3b • S1 • S0)
If the outputs of 3- STATE devices are tied together, all but
one device must be in the high impedance state to avoid
high currents that would exceed the maximum ratings.
Designers should ensure that Output Enable signals to
3-STATE devices whose outputs are tied together are
designed so that there is no overlap.
Logic Diagram
Truth Table
Select
InputsEnable
S
0S1I0I1I2I3
Data Inputs
XXXXXX H Z
LLLXXX LL
LLHXXX LH
HLXLXX L L
HLXHXX L H
LHXXLX L L
LHXXHX L H
HHXXXL L L
HHXXXH L H
Address inputs S0 and S1 are common to both sections.
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
Output
OEZ
Output
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com2
Page 3
Absolute Maximum Ratings(Note 1)Recommended Operating
Storage Temperature−65°C to +150°C
Ambient Temperature under Bias
Junction Temperature under Bias
Pin Potential to Ground Pin−0.5V to +7.0V
V
CC
Input Voltage (Note 2)
Input Current (Note 2)
−55°C to +125°C
−55°C to +150°C
−0.5V to +7.0V
−30 mA to +5.0 mA
Voltage Applied to Output
in HIGH State (with V
Standard Output
CC
= 0V)
−0.5V to V
3-STATE Output−0.5V to +5.5V
Current Applied to Output
in LOW State (Max)twice the rated I
OL
ESD Last Pa ssing Voltage (Min)4000V
Conditions
Free Air Ambient Temperature0
Supply Voltage
Note 1: Absolute maximum ratings are values beyond which the device
CC
may be damaged or have its useful life impaired . Functional operation
under these conditions is not implied.
Note 2: Either voltage lim it or c urrent limit is sufficient to protect inputs.
(mA)
DC Electrical Characteristics
SymbolParameterMinTypMaxUnits
V
V
V
V
V
I
I
I
V
I
I
I
I
I
I
I
I
I
IH
BVI
CEX
OD
IL
OZH
OZL
OS
ZZ
CCH
CCL
CCZ
Input HIGH Voltage2.0VRecognized as a HIGH Signal
IH
Input LOW Voltage0.8VRecognized as a LOW Signal
IL
Input Clamp Diode Voltage−1.2VMinIIN =−18 mA
CD
Output HIGH10% V
OH
Voltage10% V
Output LOW Voltage10% V
OL
Input HIGH
Current
Input HIGH Current
Breakdown Test
Output HIGH
Leakage Current
Input Leakage
Fairchild does not assume any responsibility for use of any circuitry described , no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are dev ic es or syste ms
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provide d in the l abe ling, can be reasonably expected to result in a significant injury to the
user.
Package Number N16E
2. A critical compo nent in any com ponen t of a life s upp ort
device or system whose failure to perform can be reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
7www.fairchildsemi.com
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.