Page 1
查询74F00PCX供应商
74F00
Quad 2-Input NAND Gate
General Description
This device contains four independent gates, each of which
performs the logic NAND function.
Ordering Code:
Order Number Package Number Package Description
74F00SC M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F00SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F00PC N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also availab le in Tape and Reel. Specify by appending the suffix letter “X” to the o rdering code.
74F00 Quad 2-Input NAND Gate
December 1994
Revised September 2000
Logic Symbol
IEEE/IEC
Unit Loading/Fan Out
Pin Names Description
An, B
n
O
n
Connection Diagram
U.L.
HIGH/LOW
Inputs 1.0/1.0 20 µA/−0.6 mA
Outputs 50/33.3 −1 mA/20 mA
Input I
Output I
IH/IIL
OH/IOL
© 2000 Fairchild Semiconductor Corporation DS009454 www.fairchildsemi.com
Page 2
Absolute Maximum Ratings(Note 1) Recommended Operating
74F00
Storage Temperature −65°C to +150°C
Ambient Temperature under Bias
Junction Temperature under Bias
Pin Potential to Ground Pin −0.5V to +7.0V
V
CC
Input Voltage (Note 2)
Input Current (Note 2)
−55°C to +125°C
−55°C to +150°C
−0.5V to +7.0V
−30 mA to +5.0 mA
Voltage Applied to Output
in HIGH State (with V
Standard Output
CC
= 0V)
−0.5V to V
3-STATE Output −0.5V to +5.5V
Current Applied to Output
in LOW State (Max) twice the rated I
ESD Last Passing Voltage (Min) 4000V
OL
Conditions
Free Air Ambient Temperature 0
Supply Voltage
CC
Note 1: Absolute maximum ratings are values beyond which the device
may be damaged or have its useful life impair ed. Functional operation
under these conditi ons is not implied.
(mA)
Note 2: Either voltage lim it or c urrent limit is sufficient to prot ect inputs.
DC Electrical Characteristics
Symbol Parameter Min Typ Max Units
V
V
V
V
V
I
I
I
V
I
I
I
I
I
IH
IL
CD
OH
OL
IH
BVI
CEX
ID
OD
IL
OS
CCH
CCL
Input HIGH Voltage 2.0 V Recognized as a HIGH Signal
Input LOW Voltage 0.8 V Recognized as a LOW Signal
Input Clamp Diode Voltage −1.2 V Min IIN = −18 mA
Output HIGH 10% V
Voltage 5% V
Output LOW 10% V
Voltage
Input HIGH 5.0 µAMaxVIN = 2.7V
Current
Input HIGH Current 7.0 µAMaxVIN = 7.0V
Breakdown Test
Output HIGH 50 µAMaxV
Leakage Current
Input Leakage
Test All other pins grounded
Output Leakage
Circuit Current All other pins grounded
Input LOW Current −0.6 mA Max VIN = 0.5V
Output Short-Circuit Current −60 −150 mA Max V
Power Supply Current 1.9 2.8 mA Max VO = HIGH
Power Supply Current 6.8 10.2 mA Max VO = LOW
CC
CC
CC
2.5 V Min IOH = −1 mA
2.7 IOH = −1 mA
0.5 V Min IOL = 20 mA
4.75 V 0.0
3.75 µA0.0
V
CC
= V
OUT
IID = 1.9 µA
V
= 150 mV
IOD
= 0V
OUT
°C to +70°C
+4.5V to +5.5V
Conditions
CC
AC Electrical Characteristics
TA = +25°CT
Symbol Parameter
t
PLH
t
PHL
Propagation Delay 2.4 3.7 5.0 2.0 7.0 2.4 6.0
An, Bn to O
n
www.fairchildsemi.com 2
VCC = +5.0V VCC = +5.0V VCC = +5.0V
CL = 50 pF CL = 50 pF CL = 50 pF
Min Typ Max Min Max Min Max
1.53.24.31.56.51.55.3
= −55°C to +125°CTA = 0°C to +70°C
A
Units
ns
Page 3
Physical Dimensions inches (millimeters) unless otherwise noted
74F00
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
Package Number M14A
3 www.fairchildsemi.com
Page 4
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
74F00
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
www.fairchildsemi.com 4
Package Number M14D
Page 5
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
74F00 Quad 2-Input NAND Gate
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Fairchild does not assume any responsibility for use of any circuitry described , no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are dev ic es or syste ms
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provide d in the l abe ling, can be reasonably expected to result in a significant injury to the
user.
Package Number N14A
2. A critical compo nent in any com ponen t of a life s upp ort
device or system whose failure to perform can be reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
5 www.fairchildsemi.com
Loading...