The 74ACT20 is an advanced high-speed CMOS
DUAL 4-INPUT NAND GATE fabricated with
sub-micron silicon gate and double-layer metal
wiring C
2
MOS tecnology.
The internal circuit is composed of 3 stages including buffer output, which enables high noise
TSSOPDIPSOP
ORDER CODES
PACKAGETUBET & R
DIP74ACT20B
SOP74ACT20M74ACT20MTR
TSSOP74ACT20TTR
immunity and stable output.
The device is designed to interface directly High
Speed CMOS systems with TTL, NMOS and
CMOS output voltage levels.
All inputs and outputs are equipped w ith protection circuits a gainst static discharge, giving them
2KV ESD immunity and transient excess voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
1/8April 2001
Page 2
74ACT20
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN NoSYMBOLNAME AND FUNCTION
1, 91A to 2AData Inputs
2, 101B to 2BData Inputs
3, 111C to 2CData Inputs
5, 131C to 2DData Inputs
6, 81Y to 2YData Outputs
7GNDGround (0V)
14
TRUTH TABLE
ABCDY
LXXXH
XLXXH
XXLXH
XXXLH
HHHHL
X : Don’t Ca re
ABSOLUTE MAXIMUM RATINGS
V
CC
Positive Supply Voltage
SymbolParameter²ValueUnit
V
V
V
I
I
OK
I
I
or I
CC
T
T
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
Supply Voltage
CC
DC Input Voltage-0.5 to VCC + 0.5
I
DC Output Voltage-0.5 to VCC + 0.5
O
DC Input Diode Current
IK
DC Output Diode Current
DC Output Current
O
DC VCC or Ground Current
GND
Storage Temperature
stg
Lead Temperature (10 sec)
L
-0.5 to +7V
V
V
± 20mA
± 20mA
± 50mA
± 100mA
-65 to +150°C
300°C
RECOMMENDED OPERATING CONDITIONS
SymbolParameterValueUnit
V
V
V
T
dt/dv
1) VIN from 0.8V to 2.0V
Supply Voltage
CC
Input Voltage0 to V
I
Output Voltage0 to V
O
Operating Temperqture
op
Input Rise and Fall Time V
= 4.5 to 5.5V (note 1)
CC
4.5 to 5.5V
CC
CC
-55 to 125°C
8ns/V
V
V
2/8
Page 3
DC SPECIFICATIONS
Test ConditionValue
T
SymbolParameter
V
CC
(V)
V
V
V
V
I
CCT
I
I
OLD
I
OHD
1) Maxim um test durati on 2ms, one out put loade d at time
2) Incid ent wave sw i tc hi ng is guaranteed on t ransmiss i on l i nes with impedances as low as 50Ω
Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No li cense is granted by i mp lica tion or otherwise under a ny patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information
previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or
systems without express written approval of STMicroelectronics.
Australi a - Brazil - C hi na - Finlan d - F rance - Germ any - Hong Kong - India - It al y - Japan - Ma l aysia - Malta - Morocco