
1/8April 2001
■ HIGH SPEED: t
PD
= 4.5ns (TYP.) at VCC = 5V
■ LOW POWER DISSIPATION:
I
CC
= 4µA(MAX.) at TA=25°C
■ COMPA TIBLE WITH TTL OUTPUTS
V
IH
= 2V (MIN.), VIL = 0.8V (MAX.)
■ 50Ω TRANSMISSION LINE DRIVING
CAPABILITY
■ SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = IOL = 24mA (MIN)
■ BALANCED PROPAGATION DELAYS:
t
PLH
≅ t
PHL
■ OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 4.5V to 5.5V
■ PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 10
■ IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The 74ACT10 is an advanced high-speed CMOS
TRIPLE 3-INPUT NAND GATE fabricated with
sub-micron silicon gate and double-layer metal
wiring C
2
MOS tecnology.
The internal circuit is composed of 3 stages
including buffer output , which enables high noise
immunity and stable output.
The device is designed to interface directly High
Speed CMOS systems with TTL, NMOS and
CMOS output voltage levels.
All inputs and outputs are equipped w ith protection circuits a gainst static discharge, giving them
2KV ESD immunity and transient excess voltage.
74ACT10
TRIPLE 3-INPUT NAND GATE
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
PACKAGE TUBE T & R
DIP 74ACT10B
SOP 74ACT10M 74ACT10MTR
TSSOP 74ACT10TTR
TSSOPDIP SOP

74ACT10
2/8
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
TRUTH TABLE
X : Don’t Care
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
RECOMMENDED OPERATING CONDITIONS
1) VIN from 0.8V to 2.0V
PIN No SYMBOL NAME AND FUNCTION
1, 3, 9 1A to 3A Data Inputs
2, 4, 10 1B to 3B Data Inputs
13, 5, 11 1C to 3C Data Inputs
12, 6, 8 1Y to 3Y Data Outputs
7 GND Ground (0V)
14
V
CC
Positive Supply Voltage
ABCY
LXXH
XLXH
XXLH
HHHL
Symbol Parameter Value Unit
V
CC
Supply Voltage
-0.5 to +7 V
V
I
DC Input Voltage -0.5 to VCC + 0.5
V
V
O
DC Output Voltage -0.5 to VCC + 0.5
V
I
IK
DC Input Diode Current
± 20 mA
I
OK
DC Output Diode Current
± 20 mA
I
O
DC Output Current
± 50 mA
I
CC
or I
GND
DC VCC or Ground Current
± 150 mA
T
stg
Storage Temperature
-65 to +150 °C
T
L
Lead Temperature (10 sec)
300 °C
Symbol Parameter Value Unit
V
CC
Supply Voltage
4.5 to 5.5 V
V
I
Input Voltage 0 to V
CC
V
V
O
Output Voltage 0 to V
CC
V
T
op
Operating Temperature
-55 to 125 °C
dt/dv
Input Rise and Fall Time V
CC
= 4.5 to 5.5V (note 1)
8 ns/V

74ACT10
3/8
DC SPECIFICATIONS
1) Maxim um test duration 2ms, one output loaded at tim e
2) Incid ent wave switching is guaranteed on trasmission l in es with imped ances as low as 50Ω
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 Ω, Input tr = tf = 3ns)
(*) Vol tage range is 5.0V ± 0.5V
CAPACITIVE CHARACTERISTICS
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
CC(opr)
= CPD x VCC x fIN + ICC/3 (per gate)
Symbol Parameter
Test Condition Value
Unit
V
CC
(V)
T
A
= 25°C
-40 to 85°C -55 to 125°C
Min. Typ. Max. Min. Max. Min. Max.
V
IH
High Level Input
Voltage
4.5 VO = 0.1 V or
V
CC
-0.1V
2.0 1.5 2.0 2.0
V5.5 2.0 1.5 2.0 2.0
V
IL
Low Level Input
Voltage
4.5 VO = 0.1 V or
V
CC
-0.1V
1.5 0.8 0.8 0.8
5.5 1.5 0.8 0.8 0.8
V
V
OH
High Level Output
Voltage
4.5
IO=-50 µA
4.4 4.49 4.4 4.4
5.5
I
O
=-50 µA
5.4 5.49 5.4 5.4
4.5
I
O
=-24 mA
3.86 3.76 3.7
V
5.5
I
O
=-24 mA
4.86 4.76 4.7
V
OL
Low Level Output
Voltage
4.5
IO=50 µA
0.001 0.1 0.1 0.1
5.5
I
O
=50 µA
0.001 0.1 0.1 0.1
4.5
I
O
=24 mA
0.36 0.44 0.5
5.5
I
O
=24 mA
0.36 0.44 0.5
I
I
Input Leakage Current
5.5
V
I
= VCC or GND
± 0.1 ± 1 ± 1 µA
I
CCT
Max ICC/Input
5.5
VI = VCC - 2.1V
0.6 1.5 1.6 mA
I
CC
Quiescent Supply
Current
5.5
V
I
= VCC or GND
44080µA
I
OLD
Dynamic Output
Current (note 1, 2)
5.5
V
OLD
= 1.65 V max
75 50 mA
I
OHD
V
OHD
= 3.85 V min
-75 -50 mA
Symbol Parameter
Test Condition Value
Unit
V
CC
(V)
T
A
= 25°C
-40 to 85°C -55 to 125°C
Min. Typ. Max. Min. Max. Min. Max.
t
PLH tPHL
Propagation Delay
Time
5.0
(*)
1.5 4.5 9.0 1.0 10.0 1.0 10.0 ns
Symbol Parameter
Test Condition Value
Unit
V
CC
(V)
T
A
= 25°C
-40 to 85°C -55 to 125°C
Min. Typ. Max. Min. Max. Min. Max.
C
IN
Input Capacitance
5.0 4.0 pF
C
PD
Power Dissipation
Capacitance (note 1)5.0
f
IN
= 10MHz
37.0 pF

74ACT10
4/8
TEST CIRCUIT
CL = 50pF or equivalent (includes jig and probe capacitance)
R
L
= R1 = 500Ω or equivalent
R
T
= Z
OUT
of pulse generator (typically 50Ω)
WAVEFORM: PROPAGATION DELAYS (f=1MHz; 50% duty cycle)

74ACT10
5/8
DIM.
mm inch
MIN. TYP. MAX. MIN. TYP. MAX.
a1 0.51 0.020
B 1.39 1.65 0.055 0.065
b0.5 0.020
b1 0.25 0.010
D200.787
E8.5 0.335
e2.54 0.100
e3 15.24 0.600
F7.10.280
I5.10.201
L3.3 0.130
Z 1.27 2.54 0.050 0.100
P001A
Plastic DIP-14 MECHANICAL DATA

74ACT10
6/8
DIM.
mm inch
MIN. TYP. MAX. MIN. TYP. MAX.
A1.750.068
a1 0.1 0.2 0.003 0.007
a2 1.65 0.064
b 0.35 0.46 0.013 0.018
b1 0.19 0.25 0.007 0.010
C0.5 0.019
c1 45 (typ.)
D 8.55 8.75 0.336 0.344
E 5.8 6.2 0.228 0.244
e1.27 0.050
e3 7.62 0.300
F 3.8 4.0 0.149 0.157
G 4.6 5.3 0.181 0.208
L 0.5 1.27 0.019 0.050
M0.680.026
S8 (max.)
P013G
SO-14 MECHANICAL DATA

74ACT10
7/8
DIM.
mm inch
MIN. TYP. MAX. MIN. TYP. MAX.
A1.10.433
A1 0.05 0.10 0.15 0.002 0.004 0.006
A2 0.85 0.9 0.95 0.335 0.354 0.374
b 0.19 0.30 0.0075 0.0118
c 0.09 0.20 0.0035 0.0079
D 4.9 5 5.1 0.193 0.197 0.201
E 6.25 6.4 6.5 0.246 0.252 0.256
E1 4.3 4.4 4.48 0.169 0.173 0.176
e 0.65 BSC 0.0256 BSC
K0
o
4
o
8
o
0
o
4
o
8
o
L 0.50 0.60 0.70 0.020 0.024 0.028
c
E
b
A2
A
E1
D
1
PIN 1 IDENTIFICATION
A1
L
K
e
TSSOP14 MECHANICAL DATA

74ACT10
8/8
Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No li cense is granted by implica tion or otherwise under any patent or patent righ ts of S TMic roelec tronics. Specifications
mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information
previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or
systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2001 STM icroelectronics - Prin ted in Italy - All Rights Reserved
STMicr o el ectronics GROU P OF COMPANIE S
Australi a - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malay sia - Malta - Morocco
Singapo re - Spain - Swe den - Switzerl and - United K i ngdom
© http://www.st.com