Datasheet 74AC74TTR, 74AC74MTR, 74AC74M, 74AC74B Datasheet (SGS Thomson Microelectronics)

74AC74

DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR

■ HIGH SPEED:

f

= 300MHz (TYP.) at VCC = 5V

MAX

■ LOW POWER DISSIPATION:

I

= 2µA(MAX.) at TA=25°C

CC

■ HIGH NOISE IMMUNITY:

V

= V

NIH

■ 50Ω TRANSMISSION LINE DRIVING

= 28 % VCC (MIN.)

NIL

CAPABILITY

■ SYMMETRICAL OUTPUT IMPEDANCE:

|I

| = IOL = 24mA (MIN)

OH

■ BALANCED PROPAGATION DELAYS:

t

≅ t

PLH

■ OPERATING VOL TAGE RANGE:

V

CC

■ PIN AND FUNCTION COMPATIBLE WITH

PHL

(OPR) = 2V to 6V

74 SERIES 74

■ IMPROVED LATCH-UP IMMUNITY

DESCRIPTION

The 74AC74 is an advanced high-speed CMOS
DUAL D-TYPE FLIP FLOP WITH PRESET AND
CLEAR fabricated with sub-micron silicon gate
and double-layer metal wiring C

2

MOS tecnology.
A signal on the D INPUT is transferred to the Q
and Q

OUTPUTS during the positive going

TSSOPDIP SOP

ORDER CODES

PACKAGE TUBE T & R

DIP 74AC74B

SOP 74AC74M 74AC74MTR

TSSOP 74AC74TTR

transition of the clock pulse.
CLEAR and PRESET are independent of the
clock and accomplished by a low setting on the
appropriate input.
All inputs and outputs are equipped with
protection circuits against stat ic discharge, giving
them 2KV ESD immunity and transient excess
voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

1/12April 2001

74AC74

INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION

PIN No SYMBOL NAME AND FUNCTION

1, 13 1CLR
2, 12 1D, 2D Data Inputs

3, 11 1CK, 2CK Clock Input

4, 10 1PR

5, 9 1Q, 2Q True Flip-Flop Outputs
6, 8 1Q

7 GND Ground (0V)

14 V

TRUTH TABLE

, 2CLR

, 2PR Asynchronous Set - Direct

, 2Q Complement Flip-Flop

CC

Asynchronous Reset ­Direct Input

(LOW to HIGH, Edge
Triggered)

Input

Outputs

Positive Supply Voltage

INPUTS OUTPUTS

CLR

PR DCKQ Q

L H X X L H CLEAR

H L X X H L PRESET

LLXXHH

HHL LH
HHH HL
HHX

X : Don’t Care

Q

n

Q

n

LOGIC DIAGRAM

FUNCTION

NO CHANGE

This log i c diagram has not be used to est i m at e propagation delays

2/12

74AC74

ABSOLUTE MAXIMUM RATINGS

Symbol Parameter Value Unit

V

V

V

I

I

OK

I

I

or I

CC

T

T

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol Parameter Value Unit

V

V

V

T

dt/dv

1) VIN from 30 % to 70% of V

Supply Voltage

CC

DC Input Voltage -0.5 to VCC + 0.5

I

DC Output Voltage -0.5 to VCC + 0.5

O

DC Input Diode Current

IK

DC Output Diode Current
DC Output Current

O

DC VCC or Ground Current

GND

Storage Temperature

stg

Lead Temperature (10 sec)

L

Supply Voltage

CC

Input Voltage 0 to V

I

Output Voltage 0 to V

O

Operating Temperature

op

Input Rise and Fall Time V

CC

= 3.0, 4.5 or 5.5V (note 1)

CC

-0.5 to +7 V

± 20 mA
± 20 mA
± 50 mA

± 200 mA

-65 to +150 °C
300 °C

2 to 6 V

CC
CC

-55 to 125 °C
8 ns/V

V
V

V
V

3/12

74AC74

DC SPECIFICATIONS

Test Condition Value

= 25°C

Symbol Parameter

V

CC

(V)

V

V

V

V

I

I

OLD

I

OHD

1) Maxim um test duration 2ms, one output loaded at time

2) Incid ent wave swi tc hi ng is guara nt eed on transmi ssion line s wi t h i mpedance s as low as 50Ω

High Level Input

IH

Voltage

Low Level Input

IL

Voltage

High Level Output

OH

Voltage

Low Level Output

OL

Voltage

I

Input Leakage

I

Current
Quiescent Supply

CC

Current
Dynamic Output

Current (note 1, 2)

3.0

5.5 3.85 2.75 3.85 3.85

3.0

5.5 2.75 1.65 1.65 1.65

3.0

4.5

5.5

3.0

4.5

5.5

3.0

4.5

5.5

3.0

4.5

5.5

5.5

5.5

5.5

= 0.1 V or

V

O

V

-0.1V

CC

= 0.1 V or

V

O

V

-0.1V

CC

=-50 µA

I

O

I

=-50 µA

O

I

=-50 µA

O

I

=-12 mA

O

I

=-24 mA

O

I

=-24 mA

O

IO=50 µA
I

=50 µA

O

I

=50 µA

O

I

=12 mA

O

I

=24 mA

O

I

=24 mA

O

= VCC or GND

V

I

= VCC or GND

V

I

= 1.65 V max

V

OLD

V

= 3.85 V min

OHD

T

A

Min. Typ. Max. Min. Max. Min. Max.

2.1 1.5 2.1 2.1

1.5 0.9 0.9 0.9

2.9 2.99 2.9 2.9

4.4 4.49 4.4 4.4

5.4 5.49 5.4 5.4

2.56 2.46 2.4

3.86 3.76 3.7

4.86 4.76 4.7

0.002 0.1 0.1 0.1

0.001 0.1 0.1 0.1

0.001 0.1 0.1 0.1

0.36 0.44 0.5

0.36 0.44 0.5

0.36 0.44 0.5

± 0.1 ± 1 ± 1 µA

22040µA

-40 to 85°C -55 to 125°C

75 50 mA

-75 -50 mA

Unit

V4.5 3.15 2.25 3.15 3.15

V4.5 2.25 1.35 1.35 1.35

V

V

4/12

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 Ω, Input tr = tf = 3ns)

Test Condition Value

T

Symbol Parameter

t

PLH tPHL

t

PLH tPHL

Propagation Delay
Time CK to Q or Q

Propagation Delay
Time PR

or CLR to

Q or Q

t

Pulse Width HIGH

W

or LOW, CK or PR
or CLR

t

Setup Time D to CK

s

HIGH or LOW
Hold Time D to CK

t

h

HIGH or LOW

t

REM

f

MAX

Removal Time
PR

or CLR to CK

Maximum Clock
Frequency

= 25°C

V

CC

(V)

(*)

3.3

(**)

5.0

(*)

3.3

(**)

5.0

(*)

3.3

(**)

5.0

(*)

3.3

(**)

5.0

(*)

3.3

(**)

5.0

(*)

3.3

(**)

5.0

(*)

3.3

(**)

5.0

A

Min. Typ. Max. Min. Max. Min. Max.

7.0 14.0 16.0 17.5

5.0 10.0 10.5 12.0

6.0 12.0 13.5 14.0

4.5 9.5 10.5 10.5

5.0 1.5 7.0 7.0

4.0 1.5 5.0 5.0

4.0 -0.2 4.0 4.0

3.0 -0.2 3.0 3.0

2.0 0.2 3.0 3.0

2.0 0.2 3.0 3.0

1.0 -1.0 1.0 1.0

1.0 -0.7 1.0 1.0
100 300 90 90
140 300 130 130

-40 to 85°C -55 to 125°C

74AC74

Unit

ns

ns

ns

ns

ns

ns

MHz

(*) Vol tage range is 3.3V ± 0.3V
(**) Voltage range is 5.0V ±

0.5V

CAPACITIVE CHARACTERISTICS

Test Condition Value

= 25°C

Symbol Parameter

C

C

Input Capacitance

IN

Power Dissipation

PD

Capacitance

V

CC

(V)

5.0 3 pF

5.0
= 10MHz

f

IN

T

A

Min. Typ. Max. Min. Max. Min. Max.

35 pF

(note 1)

1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without

load. (R ef er to Test Circui t). Averag e operating current can be obtained by the following equation. I
Flip-Flop)

-40 to 85°C -55 to 125°C

= CPD x VCC x fIN + ICC/2 (per

CC(opr)

Unit

5/12

74AC74

TEST CIRCUIT

CL = 50pF or equivalent (includes jig and p robe capacit ance)
R

= R1 = 500Ω or equivalent

L

= Z

R

WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES, CLOCK PULSE WIDTHS
(f=1MHz; 50% duty cycle)

of pulse generator (typically 50Ω)

T

OUT

6/12

74AC74

WAVEFORM 2: PROPAGATION DELAYS, RESET AND SET PULSE WIDTHS (f=1MHz; 50% duty

cycle)

7/12

74AC74

WAVEFORM 3: RECOVERY TIMES (f=1MHz; 50% duty cycle)

WAVEFORM 4: PULSE WIDTH

8/12

Plastic DIP-14 MECHANICAL DATA

74AC74

DIM.

MIN. TYP. MAX. MIN. TYP. MAX.

a1 0.51 0.020

B 1.39 1.65 0.055 0.065
b0.5 0.020

b1 0.25 0.010

D200.787
E8.5 0.335
e2.54 0.100

e3 15.24 0.600

F7.10.280

I5.10.201
L3.3 0.130
Z 1.27 2.54 0.050 0.100

mm inch

P001A

9/12

74AC74

SO-14 MECHANICAL DATA

DIM.

MIN. TYP. MAX. MIN. TYP. MAX.

A1.750.068

a1 0.1 0.2 0.003 0.007
a2 1.65 0.064

b 0.35 0.46 0.013 0.018

b1 0.19 0.25 0.007 0.010

C0.5 0.019

c1 45 (typ.)

D 8.55 8.75 0.336 0.344
E 5.8 6.2 0.228 0.244
e1.27 0.050

e3 7.62 0.300

F 3.8 4.0 0.149 0.157
G 4.6 5.3 0.181 0.208
L 0.5 1.27 0.019 0.050

M0.680.026

S8 (max.)

mm inch

10/12

P013G

TSSOP14 MECHANICAL DATA

74AC74

DIM.

mm inch

MIN. TYP. MAX. MIN. TYP. MAX.

A1.10.433

A1 0.05 0.10 0.15 0.002 0.004 0.006

A2 0.85 0.9 0.95 0.335 0.354 0.374

b 0.19 0.30 0.0075 0.0118

c 0.09 0.20 0.0035 0.0079

D 4.9 5 5.1 0.193 0.197 0.201

E 6.25 6.4 6.5 0.246 0.252 0.256

E1 4.3 4.4 4.48 0.169 0.173 0.176

e 0.65 BSC 0.0256 BSC

K0

o

o

4

o

8

o

0

o

4

o

8

L 0.50 0.60 0.70 0.020 0.024 0.028

A2

A

A1

PIN 1 IDENTIFICATION

b

e

c

K

L

E

D

E1

1

11/12

74AC74

Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No li cense is granted by imp lication or otherwise under a ny patent or patent rig hts of STMicroelectronics. Spec ific at ions
mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information
previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or
systems without express written approval of STMicroelectronics.

Australi a - Brazil - Chi na - Finland - F rance - Germany - Hong Kon g - I ndia - Italy - Japan - Malay sia - Malta - Morocco

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STM icroelectronics - Printed in Ital y - All Rights Reserved

STMicr o el ectronics GROUP OF COMPANIES

Singapo re - Spain - Sweden - Switzerland - Uni ted Kingdom

© http://www.st.com

12/12