Datasheet 74AC273 Datasheet (SGS Thomson Microelectronics)

Page 1
OCTAL D-TYPE FLIP FLOP WITH CLEAR
HIGHSPEED:
=190MHz(TYP.)atVCC=5V
f
MAX
LOWPOWERDISSIPATION:
I
=8µA (MAX.)at TA=25oC
CC
HIGHNOISEIMMUNITY:
V
NIH=VNIL
50ΩTRANSMISSIONLINEDRIVING CAPABILITY
SYMMETRICALOUTPUTIMPEDANCE:
|I
|=IOL=24mA(MIN)
OH
BALANCEDPROPAGATIONDELAYS:
t
PLH
OPERATINGVOLTAGERANGE:
V
(OPR)= 2Vto 6V
CC
PINANDFUNCTION COMPATIBLEWITH
74SERIES273
IMPROVEDLATCH-UPIMMUNITY
DESCRIPTION
The AC273 is a high-speed CMOS OCTAL D-TYPE FLIP FLOP WITH CLEAR fabricated with sub-micron silicon gate and double-layer metal wiring C power applications mantaining high speed
=28%VCC(MIN.)
t
PHL
2
MOS technology.It isideal for low
74AC273
PRELIMINARY DATA
B
(PlasticPackage)
(Micro Package)
ORDERCODES :
74AC273B 74AC273M
operation similar to equivalent Bipolar Schottky TTL.
Information signals applied to D inputs are transfered to the Q output on the positive going edgeof the clock pulse.
Whenthe CLEAR input is held low, the Q outputs are held low independentelyof the otherinputs .
All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.
M
PIN CONNECTION AND IEC LOGIC SYMBOLS
November 1998
1/10
Page 2
74AC273
INPUT AND OUTPUTEQUIVALENTCIRCUIT
TRUTH TABLE
INPUTS OUTPUTS FUNCTION
CLE AR D CLOCK Q
L X X L CLEAR HL L HH H HX Q
X:Don’tCare
PIN DESCRIPTION
PI N No SYM BO L NAM E AND F U NCTI O N
1 CLEAR Asyncronous Master
Reset (Active LOW)
2, 5, 6, 9,
12, 15, 16,
19
3, 4, 7, 8,
13, 14, 17,
18 11 CLOCK Clock Input
10 GND Ground (0V) 20 V
n
Q0 to Q7 Flip-Flop Outpus
D0 to D7 Data Inputs
(LOW-to-HIGH, Edge­Triggered)
CC
Positive Supply Voltage
NO CHANGE
LOGICDIAGRAMS
Thislogic diagram has not be used to esimate propagation delays
2/10
Page 3
74AC273
ABSOLUTE MAXIMUM RATINGS
Symb o l Para met er Val u e Uni t
V
V
V
I
I
OK
I
or I
I
CC
T
T
AbsoluteMaximumRatingsarethosevaluesbeyond whichdamage tothedevicemayoccur.Functionaloperationunderthese conditionisnotimplied.
RECOMMENDED OPERATINGCONDITIONS
Symb o l Para met er Value Un it
V
V
V
T
dt/dv Input Rise and Fall Time V
1)VINfrom30%to70%ofV
Supply Voltage -0.5 to +7 V
CC
DC Input Voltage -0.5 to VCC+ 0.5 V
I
DC Output Voltage -0.5 to VCC+ 0.5 V
O
DC Input Diode Current ± 20 mA
IK
DC Output Diode Current ± 20 mA DC Output Current
O
DC VCCor Ground Current
GND
Storage Temperature -65 to +150
stg
Lead Temperature (10 sec) 300
L
Supply Voltage 2 to 6 V
CC
Input Voltage 0 to V
I
Output Voltage 0 to V
O
Operating Temperature: -40 to +85
op
= 3.0, 4.5 or 5.5 V(note 1) 8 ns/V
CC
CC
50 mA
±
400 mA
±
CC CC
o
C
o
C
V V
o
C
3/10
Page 4
74AC273
DC SPECIFICATIONS
Symbol Parameter Test Conditi ons Value Unit
T
V
CC
(V)
High Level Input Voltage 3.0 VO= 0.1V or
V
IH
4.5 3.15 2.25 3.15
-0.1 V
V
CC
5.5 3.85 2.75 3.85
Low Level Input Voltage 3.0 VO= 0.1V or
V
IL
4.5 2.25 1.35 1.35
V
-0.1 V
CC
5.5 2.75 1.65 1.65
High Level Output
V
OH
Voltage
Low Level Output
V
OL
Voltage
Input Leakage Current 5.5 VI=VCCor GND ±0.1 ±1 µA
I
I
Quiescent Supply
I
CC
3.0
4.5 I
5.5 I
V V
3.0 I
4.5 I
5.5 I
3.0
4.5 I
5.5 I
V V
3.0 I
4.5 I
5.5 I
IO=-50 µA 2.9 2.99 2.9
(*)
I IH
V
IL
=-50 µA 4.4 4.49 4.4
O
=
=-50 µA 5.4 5.49 5.4
or
O
=-12 mA 2.56 2.46
O
=-24 mA 3.86 3.76
O
=-24 mA 4.86 4.76
O
IO=50 µA 0.002 0.1 0.1
(*)
I IH
V
IL
=50 µA 0.001 0.1 0.1
O
=
=50µA 0.001 0.1 0.1
or
O
=12 mA 0.36 0.44
O
=24 mA 0.36 0.44
O
=24 mA 0.36 0.44
O
5.5 VI=VCCor GND 8 80
Current Dynamic Output Current
I
OLD
OHD
(note 1, 2)
I
1) Maximum test duration 2ms, one output loaded attime
2)Incidentwave switchingis guaranteed ontransmissionlineswithimpedances aslowas50 . (*)Alloutputs loaded.
5.5 V
= 1.65 V max 75 mA
OLD
V
= 3.85 V min -75 mA
OHD
=25oC -40 to 85oC
A
Min. Typ. Max. Min. Max.
2.1 1.5 2.1
1.5 0.9 0.9
µ
V
V
V
V
A
4/10
Page 5
74AC273
AC ELECTRICAL CHARACTERISTICS
= 50 pF, RL= 500 , Input tr=tf=3 ns)
(C
L
Symbol Parameter Test Conditio n Value Unit
t
Propagation Delay Time
PLH
t
CLOCK to Q
PHL
Propagation Delay Time
t
PHL
CLEAR to Q CLEAR pulse Width 3.3
t
w
t
CLOCK pulse Width 3.3
w
t
Setup Time D to CK
s
HIGH or LOW Hold Time D to CK
t
h
HIGH or LOW
t
Recovery Time CLEAR
REM
to CLOCK
MAX
Maximum Clock
f
Frequency
*) Voltagerangeis3.3V ± 0.3V (**) Voltagerangeis 5V± 0.5V
V
3.3
5.0
3.3
5.0
5.0
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
CC
(V)
(*) (*) (*)
(**)
(*)
(**)
(*)
(**)
(*)
(**)
(*)
(**)
(*)
(**)
(*)
(**)
T
=25oC -40 to 85oC
A
Min. Typ. Max. Min. Max.
4.0 8.0 12.5 3.0 14.0
3.0 5.5 9.0 2.5 10.0
4.0 8.5 13.0 3.0 14.0
3.0 6.5 10.0 2.5 11.0
5.5 6.0
4.0 4.5
5.5 6.0
4.0 4.5
5.5 6.0
4.0 4.5
1.5 1.5
1.5 1.5
4.0 4.5
3.0 3.0 90 75
140 190 125
ns
ns
ns
ns
ns
ns
ns
MHz
CAPACITIVE CHARACTERISTICS
Symbol Parameter Test Conditi ons Value Unit
V
CC
(V)
C
Input Capacitance
IN
Power Dissipation
C
PD
5.0
5.0 fIN= 10 MHz TBD pF
Capacitance (note 1)
1)CPDisdefined asthevalueoftheIC’sinternalequivalentcapacitance whichiscalculatedfromtheoperating currentconsumption without load.(Referto TestCircuit).Average opertingcurrent canbe obtainedbythefollowingequation. I
(opr)= CPD• VCC• fIN+ICC/n(percircuit)
CC
=25oC -40 to 85oC
T
A
Min. Typ. Max. Min. Max.
4
pF
5/10
Page 6
74AC273
TESTCIRCUIT
CL= 50 pF or equivalent (includes jigand probe capacitance) R
=500Ωorequivalent
L=R1
R
WAVEFORM1: PROPAGATIONDELAYS,SETUP ANDHOLD TIMES (f=1MHz; 50% duty cycle)
ofpulse generator (typically50)
T=ZOUT
6/10
Page 7
74AC273
WAVEFORM2: PROPAGATIONDELAYS
(f=1MHz;50% duty cycle)
WAVEFORM3: RECOVERYTIME (f=1MHz;50% duty cycle)
7/10
Page 8
74AC273
Plastic DIP-20 (0.25) MECHANICAL DATA
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
a1 0.254 0.010
B 1.39 1.65 0.055 0.065 b 0.45 0.018
b1 0.25 0.010
D 25.4 1.000 E 8.5 0.335
e 2.54 0.100
e3 22.86 0.900
F 7.1 0.280
I 3.93 0.155
L 3.3 0.130
Z 1.34 0.053
mm inch
8/10
P001J
Page 9
SO-20 MECHANICALDATA
74AC273
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
A 2.65 0.104 a1 0.10 0.20 0.004 0.007 a2 2.45 0.096
b 0.35 0.49 0.013 0.019 b1 0.23 0.32 0.009 0.012
C 0.50 0.020
c1 45 (typ.)
D 12.60 13.00 0.496 0.512
E 10.00 10.65 0.393 0.419
e 1.27 0.050 e3 11.43 0.450
F 7.40 7.60 0.291 0.299
L 0.50 1.27 0.19 0.050
M 0.75 0.029
S 8 (max.)
mm inch
P013L
9/10
Page 10
74AC273
Information furnished is believed to beaccurate and reliable. However, STMicroelectronics assumes no responsibility forthe consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in thispublication are subject tochange without notice. Thispublication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
1998 STMicroelectronics – Printed in Italy –All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China -France -Germany - Italy -Japan - Korea -Malaysia - Malta - Mexico - Morocco - The Netherlands -
Singapore - Spain -Sweden - Switzerland - Taiwan - Thailand- UnitedKingdom - U.S.A.
http://www.st.com
.
10/10
Loading...