Page 1
54ACT283
4-Bit Binary Full Adder with Fast Carry
General Description
The ’ACT283 high-speed 4-bit binary full adder with internal
carry lookahead accepts two 4-bit binary words (A
0–A3
,
B
0–B3
) and a Carry input (C0). It generates the binary Sum
outputs (S
0–S3
) andthe Carry output (C4) from the most significant bit. The ’ACT283 will operate with either active HIGH
or active LOW operands (positive or negative logic).
Features
n Guaranteed 4000V minimum ESD protection
n Outputs source/sink 24 mA
n TTL-compatible inputs
n Available to Mil-Std-883
Logic Symbols
Connection Diagrams
Functional Description
The ’ACT283 adds two 4-bit binary words (A plus B) plus the
incoming Carry (C
0
). The binary sum appears on the Sum
(S
0–S3
) and outgoing carry (C4) outputs. The binary weight
of the various inputs and outputs is indicated by the subscript
numbers, representing powers of two.
2
0
(A0+B0+C0)+21(A1+B1)
+2
2
(A2+B2)+23(A3+B3)
=
S
0
+2S1+4S2+8S3+ 16C
4
Where (+)=plus
Interchanging inputs of equal weight does not affect the operation. Thus C
0,A0,B0
can be arbitrarily assigned to pins 5,
6 and 7 for DIPS, and 7, 8 and 9 for chip carrier packages.
Due to the symmetry of the binary add function, the ’ACT283
can be used either with all inputs and outputs active HIGH
(positive logic) or with all inputs and outputs active LOW
(negative logic). See
Figure 1
. Note that if C0is not used it
must be tied LOW for active HIGH logic or tied HIGH for active LOW logic.
Due to pin limitations, the intermediate carries of the
’ACT283 are not brought out for use as inputs or outputs.
However, other means can be used to effectively insert a
carry into, or bring a carry out from, an intermediate stage.
Figure 2
shows how to make a 3-bit adder. Tying the oper-
and inputs of the fourth adder (A
3,B3
) LOW makes S3dependent only on, and equal to, the carry from the third adder.
Using somewhat the same principle,
Figure 3
shows a way
of dividing the ’ACT283 into a 2-bit and a 1-bit adder. The
third stage adder (A
2,B2,S2
) is used merely as a means of
getting a carry (C
10
) signal into the fourth stage (via A2and
B
2
) and bringing out the carry from the second stage on S2.
DS100977-1
IEEE/IEC
DS100977-4
Pin Assignment
for DIP and Flatpak
DS100977-2
Pin Assignment for LCC
DS100977-3
September 1998
54ACT283 4-Bit Binary Full Adder with Fast Carry
© 1998 National Semiconductor Corporation DS100977 www.national.com
Page 2
Functional Description (Continued)
Note that as long as A
2
and B2are the same, whether HIGH
or LOW, they do not influence S
2
. Similarly, when A2and B
2
are the same the carry into the third stage does not influence
the carry out of the third stage.
Figure 4
shows a method of
implementing a 5-input encoder, where the inputs are
equally weighted. The outputs S
0,S1
and S2present a bi-
nary number equal to the number of inputs I
1–I5
that are
true.
Figure 5
shows one method of implementing a 5-input
majority gate. When three or more of the inputs I
1–I5
are
true, the output M
5
is true.
C0A0A1A2A3B0B1B2B3S0S1S2S3C
4
Logic Levels L L H L H H L L H H H L L H
Active HIGH 00101100111001
Active LOW 11010011000110
Active HIGH:0+10+9=3 + 16 Active LOW:1+5+6=12+0
FIGURE 1. Active HIGH versus Active LOW Interpretation
DS100977-5
FIGURE 2. 3-Bit Adder
DS100977-6
FIGURE 3. 2-Bit and 1-Bit Adders
DS100977-7
FIGURE 4. 5-Input Encoder
DS100977-8
FIGURE 5. 5-Input Majority Gate
www.national.com 2
Page 3
Logic Diagram
DS100977-9
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.national.com3
Page 4
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Storage Temperature −65˚C to +150˚C
Ambient Temperature under Bias −55˚C to +125˚C
Junction Temperature under Bias −55˚C to +175˚C
V
CC
Pin Potential to
Ground Pin −0.5V to +7.0V
Input Voltage (Note 2) −0.5V to +7.0V
Input Current (Note 2) −30 mA to +5.0 mA
Voltage Applied to Output
in HIGH State (with V
CC
=
0V)
Standard Output −0.5V to V
CC
3-STATE Output −0.5V to +5.5V
Current Applied to Output
in LOW State (Max) twice the rated I
OL
(mA)
Recommended Operating
Conditions
Free Air Ambient Temperature
Military −55˚C to +125˚C
Supply Voltage
Military +4.5V to +5.5V
Note 1: Absolute maximum ratings are values beyond which the device may
be damaged or have its usefullifeimpaired.Functionaloperationunderthese
conditions is not implied.
Note 2: Either voltage limit or current limit is sufficient to protect inputs.
DC Electrical Characteristics for ’ACT Family Devices
Symbol Parameter V
CC
T
A
=
−55˚C to +125˚C Units Conditions
(V) Guaranteed Limits
V
IH
Minimum High Level 4.5 2.0 V V
OUT
=
0.1V
Input Voltage 5.5 2.0 or V
CC
− 0.1V
V
IL
Maximum Low Level 4.5 0.8 V V
OUT
=
0.1V
Input Voltage 5.5 0.8 or V
CC
− 0.1V
V
OH
Minimum High Level 4.5 4.4 V I
OUT
=
−50 µA
Output Voltage 5.5 5.4
V
IN
=
V
IL
or V
IH
4.5 3.7 V IOH= −24 mA
5.5 4.7 I
OH
= −24 mA
(Note 3)
V
OL
Maximum Low Level 4.5 0.1 V I
OUT
=
50 µA
Output Voltage 5.5 0.1
V
IN
=
V
IL
or V
IH
4.5 0.5 V IOL=24mA
5.5 0.5 I
OL
= 24 mA (Note 3)
I
IN
Maximum Input 5.5
±
1.0 µA V
I
=
V
CC
, GND
Leakage Current
I
CCT
Maximum 5.5 1.6 mA V
I
=
V
CC
− 2.1V
I
CC
/Input
I
OLD
Minimum Dynamic
Output Current
(Note 4)
5.5 50 mA V
OLD
=
1.65V Max
I
OHD
5.5 −50 mA V
OHD
=
3.85V Min
I
CC
Maximum Quiescent 5.5 160.0 µA V
IN
=
V
CC
Supply Current or GND
Note 3: All outputs loaded; thresholds on input associated with output under test.
Note 4: Maximum test duration 2.0 ms, one output loaded at a time.
www.national.com 4
Page 5
AC Electrical Characteristics for ’ACT Family Devices
54ACT
T
A,VCC
=
Mil
Symbol Parameter C
L
=
50 pF Units
Min Max
t
PLH
Propagation Delay 2.5 14.0 ns
t
PHL
C0to S
n
2.5 14.0
t
PLH
Propagation Delay 2.0 17.0 ns
t
PHL
Anor Bnto S
n
2.0 17.0
t
PLH
Propagation Delay 2.5 10.0 ns
t
PHL
C0to C
4
2.5 11.0
t
PLH
Propagation Delay 2.5 10.5 ns
t
PHL
Anor Bnto C
4
2.5 11.5
www.national.com5
Page 6
6
Page 7
Physical Dimensions inches (millimeters) unless otherwise noted
20-Lead Ceramic Leadless Chip Carrier (L)
Package Number E20A
16-Lead Ceramic Dual-In-Line Package (D)
Package Number J16A
www.national.com7
Page 8
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or sys-
tems which, (a) are intended for surgical implant into
the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance
with instructions for use provided in the labeling, can
be reasonably expected to result in a significant injury
to the user.
2. A critical component in any component of a life support
device or system whose failure to perform can be reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
National Semiconductor
Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com
www.national.com
National Semiconductor
Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80
National Semiconductor
Asia Pacific Customer
Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com
National Semiconductor
Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179
16-Lead Ceramic Flatpak (F)
Package Number W16A
54ACT283 4-Bit Binary Full Adder with Fast Carry
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
Loading...