Datasheet 2N6075B, 2N6075A, 2N6073B, 2N6073A, 2N6071B Datasheet (ON Semiconductor)

...

Download

Page 1

2N6071A/B Series

Preferred Device

Sensitive Gate Triacs

Silicon Bidirectional Thyristors

Designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

• Sensitive Gate Triggering Uniquely Compatible for Direct Coupling

to TTL, HTL, CMOS and Operational Amplifier Integrated Circuit Logic Functions

• Gate Triggering 4 Mode — 2N6071A,B, 2N6073A,B, 2N6075A,B

• Blocking Voltages to 600 Volts

• All Diffused and Glass Passivated Junctions for Greater Parameter

Uniformity and Stability

• Small, Rugged, Thermopad Construction for Low Thermal

Resistance, High Heat Dissipation and Durability

• Device Marking: Device T ype, e.g., 2N6071A, Date Code

MAXIMUM RATINGS (T

Rating

*Peak Repetitive Off-State Voltage

(TJ = *40 to 110°C, Sine Wave, 50 to 60 Hz, Gate Open)

*On-State RMS Current (TC = 85°C)

Full Cycle Sine Wave 50 to 60 Hz

*Peak Non–repetitive Surge Current

(One Full cycle, 60 Hz, TJ = +110°C)

Circuit Fusing Considerations

(t = 8.3 ms)

*Peak Gate Power

(Pulse Width ≤ 1.0 µs, TC = 85°C)

*Average Gate Power

(t = 8.3 ms, TC = 85°C)

*Peak Gate Voltage

(Pulse Width ≤ 1.0 µs, TC = 85°C)

*Operating Junction Temperature Range T

*Storage Temperature Range T

Mounting Torque (6-32 Screw)

*Indicates JEDEC Registered Data. (1) V

(2) Torque rating applies with use of a compression washer. Mounting torque in

and V

DRM

voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.

excess of 6 in. lb. does not appreciably lower case-to-sink thermal resistance. Main terminal 2 and heatsink contact pad are common.

RRM

= 25°C unless otherwise noted)

Symbol Value Unit

(1)

2N6071A,B 2N6073A,B 2N6075A,B

(2)

for all types can be applied on a continuous basis. Blocking

DRM,

RRM

200 400 600

T(RMS)

TSM

I2t 3.7 A2s

G(AV)

stg

— 8.0 in. lb.

4.0 Amps

30 Amps

10 Watts

0.5 Watt

5.0 Volts

–40 to

+110

–40 to

+150

Volts

°C

http://onsemi.com

TRIACS

4 AMPERES RMS

200 thru 600 VOLTS

MT2

TO–225AA

(formerly TO–126)

CASE 077

STYLE 5

PIN ASSIGNMENT

1 2 3

Main Terminal 1 Main Terminal 2

ORDERING INFORMATION

Device Package Shipping

2N6071A TO225AA 500/Box 2N6071B TO225AA 500/Box 2N6073A TO225AA 500/Box 2N6073B TO225AA 500/Box 2N6075A TO225AA 500/Box 2N6075B TO225AA 500/Box

Preferred devices are recommended choices for future use and best overall value.

MT1

Gate

 Semiconductor Components Industries, LLC, 2000

May, 2000 – Rev. 3

1 Publication Order Number:

2N6071/D

Page 2

2N6071A/B Series

(Main Terminal Voltage

Vdc, R

100 ohms)

2N6073A

2N6073B

THERMAL CHARACTERISTICS

Characteristic Symbol Max Unit

*Thermal Resistance, Junction to Case R Thermal Resistance, Junction to Ambient R

Maximum Lead Temperature for Soldering Purposes 1/8″ from Case for 10 Seconds T

θJC θJA

3.5 °C/W 75 °C/W

260 °C

ELECTRICAL CHARACTERISTICS (T

Characteristic

= 25°C unless otherwise noted; Electricals apply in both directions)

OFF CHARACTERISTICS

*Peak Repetitive Blocking Current

(VD = Rated V

DRM

, V

Gate Open) TJ = 25°C

RRM;

TJ = 110°C

ON CHARACTERISTICS

*Peak On-State Voltage

(ITM = "6 A Peak)

*Gate Trigger Voltage (Continuous dc)

(Main Terminal Voltage = 12 Vdc, RL = 100 Ohms, TJ = –40°C) All Quadrants

Gate Non–Trigger Voltage

(Main Terminal Voltage = 12 Vdc, RL = 100 Ohms, TJ = 110°C) All Quadrants

*Holding Current

(Main Terminal Voltage = 12 Vdc, Gate Open, Initiating Current = "1 Adc) (TJ = –40°C)

Turn-On Time

(ITM = 14 Adc, IGT = 100 mAdc)

Gate Trigger Current (Continuous dc)

(1)

= 12

(TJ = 25°C)

Type

2N6071A

2N6075A 2N6071B

Symbol Min Typ Max Unit

DRM,

RRM

@ T

+25°C 5 5 5 10 –40°C 20 20 20 30 +25°C 3 3 3 5

— —

— — 2 Volts

— 1.4 2.5

0.2 — —

— —

— 1.5 — µs

— —

QUADRANT

(Maximum Value)

30 15

III

µA

Volts

DYNAMIC CHARACTERISTICS

Critical Rate of Rise of Commutation Voltage

@ V Commutating di/dt = 2.0 A/ms

*Indicates JEDEC Registered Data. (1) Pulse Test: Pulse Width ≤ 2.0 ms, Duty Cycle ≤ 2%.

, TJ = 85°C, Gate Open, ITM = 5.7 A, Exponential Waveform,

DRM

http://onsemi.com

2N6075B

–40°C 15 15 15 20

dv/dt(c) — 5 — V/µs

Page 3

2N6071A/B Series

SAMPLE APPLICATION:

TTL-SENSITIVE GATE 4 AMPERE TRIAC

TRIGGERS IN MODES II AND III

0 V

–V

Symbol Parameter

DRM

RRM

Peak Repetitive Forward Off State Voltage Peak Forward Blocking Current Peak Repetitive Reverse Off State Voltage Peak Reverse Blocking Current

Maximum On State Voltage Holding Current

MC7400

VEE = 5.0 V

Trigger devices are recommended for gating on Triacs. They provide:

1. Consistent predictable turn-on points.

2. Simplified circuitry.

3. Fast turn-on time for cooler, more efficient and reliable operation.

510

Ω

Voltage Current Characteristic of Triacs

(Bidirectional Device)

on state

at V

RRM

Quadrant 3 MainTerminal 2 –

2N6071A

+ Current

LOAD

off state

115 VAC

60 Hz

Quadrant 1 MainTerminal 2 +

at V

DRM

+ Voltage

http://onsemi.com

Page 4

2N6071A/B Series

Quadrant Definitions for a Triac

MT2 POSITIVE

(Positive Half Cycle)

(+) MT2

Quadrant II Quadrant I

(–) I

GATE

MT1

REF

(+) I

GATE

(+) MT2

MT1

REF

IGT – + I

(–) MT2

Quadrant III Quadrant IV

(–) I

GATE

MT1

REF

(+) I

GATE

(–) MT2

MT1

REF

–

MT2 NEGATIVE

(Negative Half Cycle)

All polarities are referenced to MT1. With in–phase signals (using standard AC lines) quadrants I and III are used.

SENSITIVE GATE LOGIC REFERENCE

IC Logic

Functions

TTL 2N6071A

HTL 2N6071A

CMOS (NAND) 2N6071B

CMOS (Buffer) 2N6071B

Operational

Amplifier

Zero Voltage

Switch

I II III IV

Series

2N6071A

Series

Firing Quadrant

Series

2N6071A

Series

2N6071A

Series

2N6071A

Series

2N6071B

Series

2N6071A

Series

2N6071B

Series

2N6071A

Series

http://onsemi.com

Page 5

2N6071A/B Series

110

100

α = 30°

T , CASE TEMPERATURE ( C)

α = CONDUCTION ANGLE

0 1.0 2.0

, AVERAGE ON-STATE CURRENT (AMP)

T(AV)

Figure 1. Average Current Derating Figure 2. RMS Current Derating

8.0 a

6.0

4.0

α = CONDUCTION ANGLE

α = 30°

60°

90°

120°

3.0

180°

110

100

T , CASE TEMPERATURE ( C)

α = CONDUCTION ANGLE

4.0

0 1.0 2.0

8.0

6.0 α = CONDUCTION ANGLE

4.0

, RMS ON-STATE CURRENT (AMP)

T(RMS)

120°

α = 30°

120°

α = 180°

180°

3.0

60°

90°

4.0

2.0

(AV)

P , AVERAGE POWER (WATTS)

0 1.0 2.0

, AVERAGE ON-STATE CURRENT (AMP)

T(AV)

3.0 0

4.0

Figure 3. Power Dissipation Figure 4. Power Dissipation

3.0 OFF-STATE VOLTAGE = 12 Vdc

2.0 2.0

1.0

0.7

0.5

, GATE TRIGGER VOLTAGE (NORMALIZED)

0.3

ALL MODES

140120100806040200–20–40–60

Figure 5. Typical Gate–Trigger Voltage Figure 6. Typical Gate–Trigger Current

2.0

(AV)

P , AVERAGE POWER (WATTS)

, RMS ON-STATE CURRENT (AMP)

T(RMS)

3.0 OFF-STATE VOLTAGE = 12 Vdc

ALL MODES

1.0

0.7

0.5

, GATE TRIGGER CURRENT (NORMALIZED)

0.3

–60 –40 –20 0 20 40 60 80 100 140

TJ, JUNCTION TEMPERATURE (°C)TJ, JUNCTION TEMPERATURE (°C)

60°

90°

30°

4.03.02.01.0

120

http://onsemi.com

Page 6

2N6071A/B Series

40 30

7.0

5.0

3.0

2.0

, ON-STATE CURRENT (AMP)

1.0

0.7

0.5

0.3

0.2

0.1

TJ = 110°C

TJ = 25°C

0 1.0 2.0 3.0 4.0 5.0

VTM, ON-STATE VOLTAGE (VOLTS)

3.0

2.0

1.0

0.7

0.5

, HOLDING CURRENT (NORMALIZED)

0.3 –60 –40 –20 0 20 40 60 80 100 120 140

TJ, JUNCTION TEMPERATURE (°C)

GATE OPEN APPLIES TO EITHER DIRECTION

Figure 8. Typical Holding Current

34 32

30 28 26 24 22 20 18

PEAK SINE WA VE CURRENT (AMP)

16 14

TJ= –40 to +110°C

f = 60 Hz

1.0 2.0 3.0 4.0 5.0 7.0 10 NUMBER OF FULL CYCLES

Figure 7. Maximum On–State Characteristics

°C/W)

5.0

3.0

2.0

1.0

0.5

0.3

, TRANSIENT THERMAL IMPEDANCE (

0.2

θJC(t)

0.1

Figure 9. Maximum Allowable Surge Current

MAXIMUM

TYPICAL

0.20.1 0.5 1.0 2.0 5.0 10 20 50 100 200 500 1.0 k 2.0 k 5.0 k 10 k t, TIME (ms)

Figure 10. Thermal Response

http://onsemi.com

Page 7

2N6071A/B Series

P ACKAGE DIMENSIONS

TO–225AA

(formerly TO–126)

CASE 077–09

ISSUE W

–B–

–A–

132

0.25 (0.010) B

2 PL

0.25 (0.010) B

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

2. CONTROLLING DIMENSION: INCH.

DIM MIN MAX MIN MAX

A 0.425 0.435 10.80 11.04 B 0.295 0.305 7.50 7.74 C 0.095 0.105 2.42 2.66 D 0.020 0.026 0.51 0.66 F 0.115 0.130 2.93 3.30 G 0.094 BSC 2.39 BSC H 0.050 0.095 1.27 2.41 J 0.015 0.025 0.39 0.63 K 0.575 0.655 14.61 16.63 M 5 TYP 5 TYP

Q 0.148 0.158 3.76 4.01 R 0.045 0.065 1.15 1.65 S 0.025 0.035 0.64 0.88 U 0.145 0.155 3.69 3.93 V 0.040 ––– 1.02 –––

STYLE 5:

PIN 1. MT 1

2. MT 2

3. GATE

MILLIMETERSINCHES

http://onsemi.com

Page 8

2N6071A/B Series

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes

without further notice to any products herein. SCILLC makes no warranty , representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability , including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly , any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer .

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: [email protected]

Fax Response Line: 303–675–2167 or 800–344–3810 T oll Free USA/Canada

N. American Technical Support: 800–282–9855 Toll Free USA/Canada EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich Time)

Email: ONlit–[email protected]

French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse T ime)

Email: ONlit–[email protected]

English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)

Email: [email protected]