These devices are designed for linear amplifiers, series pass
regulators, and inductive switching applications.
Features
• Forward Biased Second Breakdown Current Capability
I
= 3.75 Adc @ V
S/b
= 40 Vdc − 2N3771
CE
= 2.5 Adc @ VCE = 60 Vdc − 2N3772
• Pb−Free Packages are Available*
MAXIMUM RATINGS (Note 1)
Rating
Collector−Emitter Voltage
Collector−Emitter Voltage
Collector−Base Voltage
Emitter−Base Voltage
Collector Current − Continuous
ООООООООО
Peak
Base Current −Continuous
Peak
Total Device Dissipation @ TC = 25°C
ООООООООО
Derate above 25°C
Operating and Storage Junction
Temperature Range
ООООООООО
THERMAL CHARACTERISTICS
Characteristic
Thermal Resistance,
Junction−to−Case
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
1. Indicates JEDEC registered data.
Symbol
V
CEO
V
CEX
V
CB
V
EB
I
C
Î
I
B
P
D
Î
TJ, T
stg
Î
Symbol
q
JC
2N3771
Î
40
50
50
5.0
30
30
7.5
2N3772
60
80
100
7.0
20
30
ÎÎ
5.015Adc
15
150
ÎÎÎÎ
0.855
–65 to +200
ÎÎÎÎ
Max
1.17
Unit
Vdc
Vdc
Vdc
Vdc
Adc
W
W/°C
°C
Unit
°C/W
http://onsemi.com
20 and 30 AMPERE
POWER TRANSISTORS
NPN SILICON
40 and 60 VOLTS, 150 WATTS
MARKING
DIAGRAM
2N377xG
AYYWW
TO−204AA (TO−3)
CASE 1−07
STYLE 1
2N377x = Device Code
x = 1 or 2
G= Pb−Free Package
A= Assembly Location
YY= Year
WW= Work Week
MEX= Country of Origin
ORDERING INFORMATION
DevicePackage
2N3771TO−204100 Units / Tray
2N3771GTO−204
(Pb−Free)
2N3772TO−204100 Units / Tray
2N3772GTO−204
(Pb−Free)
MEX
Shipping
100 Units / Tray
100 Units / Tray
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
Second Breakdown Energy with Base Forward Biased, t = 1.0 s (non−repetitive)
(VCE = 40 Vdc)2N3771
ОООООООООООООООООООО
(VCE = 60 Vdc)2N3772
2. Indicates JEDEC registered data.
3. Pulse Test: 300 ms, Rep. Rate 60 cps.
Symbol
V
CEO(sus)
V
CEX(sus)
ÎÎÎ
V
CER(sus)
ÎÎÎ
I
CEO
ÎÎÎ
I
CEV
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
I
CBO
ÎÎÎ
I
EBO
ÎÎÎ
h
FE
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
V
CE(sat)
ÎÎÎ
ÎÎÎ
V
BE(on)
ÎÎÎ
ÎÎÎ
f
T
h
fe
ÎÎÎ
I
S/b
ÎÎÎ
Min
40
60
50
Î
80
45
70
Î
−
−
Î
Î
−
−
Î
−
−
Î
−
Î
−
Î
−
−
Î
−
Î
15
15
Î
Î
5.0
5.0
Î
−
−
Î
−
Î
−
−
Î
−
Î
0.2
40
Î
3.75
Î
2.5
Max
−
−
−
ÎÎ
−
−
−
ÎÎ
10
10
ÎÎ
ÎÎ
2.0
5.0
ÎÎ
4.0
10
ÎÎ
10
ÎÎ
2.0
ÎÎ
5.0
5.0
ÎÎ
5.0
ÎÎ
60
60
ÎÎ
ÎÎ
−
−
ÎÎ
2.0
1.4
ÎÎ
4.0
ÎÎ
4.0
2.7
ÎÎ
2.2
ÎÎ
−
−
ÎÎ
−
ÎÎ
−
Unit
Vdc
Vdc
Î
Vdc
Î
mAdc
Î
mAdc
Î
Î
Î
Î
mAdc
Î
mAdc
Î
−
Î
Î
Î
Î
Vdc
Î
Î
Vdc
Î
Î
MHz
−
Î
Adc
Î
2
http://onsemi.com
Page 3
1.0
0.7
D = 0.5
0.5
0.3
0.2
0.2
0.1
0.1
0.05
0.07
0.05
0.03
RESISTANCE (NORMALIZED)
SINGLE PULSE
0.02
r(t), EFFECTIVE TRANSIENT THERMAL
0.01
0.02
2N3771, 2N3772
200
175
150
125
100
75
50
, POWER DISSIPATION (WATTS)
D
P
25
0
0255075100125150175200
TC, CASE TEMPERATURE (°C)
Figure 1. Power Derating
P
qJC(t) = r(t) q
qJC = 0.875°C/W MAX
0.02
0.01
0.05
0.10.20.51.02.05.01020501002005002000
D CURVES APPLY FOR POWER
PULSE TRAIN SHOWN
READ TIME AT t
T
J(pk)
t, TIME (ms)
− TC = P
JC
(pk) qJC
1
(t)
(pk)
t
1
t
2
DUTY CYCLE, D = t1/t
2
1000
Figure 2. Thermal Response — 2N3771, 2N3772
40
30
2N3771
20
2N3772, (dc)
dc
10
7.0
5.0
, COLLECTOR CURRENT (AMP)
C
I
3.0
PULSE CURVES APPLY
FOR ALL DEVICES
2.0
1.0
TC = 25°C
BONDING WIRE LIMITED
THERMALLY LIMITED
(SINGLE PULSE)
SECOND BREAKDOWN LIMITED
CURVES APPLY BELOW RATED V
2.0 3.05.0103050 70 100
VCE, COLLECTOR−EMITTER VOLTAGE (VOLTS)
7.0
CEO
2N3771
2N3772
20
Figure 3. Active−Region Safe Operating Area
— 2N3771, 2N3772
40 ms
100 ms
200 ms
1.0 ms
100 ms
500 ms
There are two limitations on the power handling ability of
a transistor: average junction temperature and second
breakdown. Safe operating area curves indicate IC − V
CE
limits of the transistor that must be observed for reliable
operation: i.e., the transistor must not be subjected to greater
dissipation than the curves indicate.
Figure 3 is based on JEDEC registered Data. Second
breakdown pulse limits are valid for duty cycles to 10%
provided T
< 200_C. T
J(pk)
may be calculated from the
J(pk)
data of Figure 2. Using data of Figure 2 and the pulse power
limits of Figure 3, T
will be found to be less than T
J(pk)
J(max)
for pulse widths of 1 ms and less. When using ON
Semiconductor transistors, it is permissible to increase the
pulse power limits until limited by T
J(max)
.
http://onsemi.com
3
Page 4
V
+30 V
25 ms
+11 V
R
B
0
51
D
1
−9.0 V
tr, tf ≤ 10 ns
−4 V
DUTY CYCLE = 1.0%
RB AND RC ARE VARIED TO OBTAIN DESIRED CURRENT LEVELS
D1 MUST BE FAST RECOVERY TYPE, e.g.:
1N5825 USED ABOVE IB ≈ 100 mA
MSD6100 USED BELOW IB ≈ 100 mA
2N3771, 2N3772
CC
R
C
SCOPE
t, TIME (s)μ
5.0
2.0
1.0
0.5
0.2
0.1
0.05
0.02
0.01
10
VCC = 30
IC/IB = 10
TJ = 25°C
0.3
0.5 0.7 1.02.05.0 7.030
V
BE(off)
= 5.0 V
3.0
IC, COLLECTOR CURRENT (AMP)
t
r
t
d
1020
t, TIME (s)μ
, DC CURRENT GAIN
FE
h
Figure 4. Switching Time Test Circuit
100
50
20
10
5.0
t
2.0
s
1.0
t
0.5
f
0.2
0.1
0.3
0.51.02.05.0 7.030
3.0
IC, COLLECTOR CURRENT (AMP)
Figure 6. Turn−Off Time
500
300
TJ = 150°C
200
25°C
100
70
50
−55 °C
30
20
10
7.0
5.0
0.3
0.5 0.7 1.02.0 3.05.01020 30
IC, COLLECTOR CURRENT (AMP)
Figure 8. DC Current Gain
7.0
VCC = 30 V
IC/IB = 10
IB1 = I
B2
TJ = 25°C
1020
VCE = 4.0 V
C, CAPACITANCE (pF)
2000
1000
700
500
300
200
, COLLECTOR−EMITTER VOLTAGE (VOLTS)
CE
V
Figure 5. Turn−On Time
C
ib
C
ob
0.1
0.21.0 2.05.0100
0.550
1020
VR, REVERSE VOLTAGE (VOLTS)
Figure 7. Capacitance
2.0
1.6
IC = 2.0 A
5.0 A10 A20 A
1.2
0.8
0.4
0
0.01
0.020.10.20.51.02.05.010
0.05
IC, COLLECTOR CURRENT (AMP)
Figure 9. Collector Saturation Region
TJ = 25°C
TJ = 25°C
http://onsemi.com
4
Page 5
2N3771, 2N3772
TO−204 (TO−3)
PACKAGE DIMENSIONS
CASE 1−07
ISSUE Z
A
N
C
E
2 PLD
0.13 (0.005)Y
U
V
H
L
2
1
G
K
M
−Y−
−T−
B
T
SEATING
PLANE
M
Q
M
−Q−
0.13 (0.005)T
M
M
Y
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. ALL RULES AND NOTES ASSOCIATED WITH
REFERENCED TO−204AA OUTLINE SHALL APPLY.
DIM MINMAXMINMAX
A1.550 REF39.37 REF
B−−− 1.050−−− 26.67
C 0.250 0.3356.358.51
D 0.038 0.0430.971.09
E 0.055 0.0701.401.77
G0.430 BSC10.92 BSC
H0.215 BSC5.46 BSC
K 0.440 0.480 11.18 12.19
L0.665 BSC16.89 BSC
N−−− 0.830−−− 21.08
Q 0.151 0.1653.844.19
U1.187 BSC30.15 BSC
V 0.131 0.1883.334.77
STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR
MILLIMETERSINCHES
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
http://onsemi.com
5
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
2N3771/D
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.