Datasheet 24LLC02TS8, 24LLC02S8, 24LLC02N8 Datasheet (CRMT)

OVERVIEW

The 24LLC02 serial EEPROM has a 2,048-bit capacity, supporting the standard I2 C™-bus serial interface.
It is fabricated using Ceramate's most advanced CMOS technology. It has been developed for low power and low

voltage applications (1.8 V to 5.5 V). One of its major feature is a hardware-based write protection circuit for
the entire memory area. Hardware-based write protection is controlled by the state of the write-protect (WP)
pin. Using one-page write mode, you can load up to 16 bytes of data into the EEPROM in a single write
operation. Another significant feature of the 24LLC02

is its support for fast mode and standard mode.

FEATURES

I2C-Bus Interface

• Two-wire seri al interface

• Automatic word address increment

EEPROM

• 2K-bit (2,048-bit/256-byte) storage area

• 16-byte page buffer

• Hardware-based write protection for the entire

EEPROM (using the WP pin)

• EEPROM programming voltage generated
on chip

• 1,000,000 erase/write

cycles

• 100 years data retention

Operating Characteristics

• Operating voltage
— 1.8 V to 5.5 V

• Operating current
— Maximum write current: < 3 mA at 5.5 V
— Maximum read current: < 200 µA at 5.5 V
— Maximum stan d-by current: < 5 µA at 5.5 V

• Operating temperature range
— – 25°C to + 70°C (commercial)
— – 40°C to + 85°C (industrial)

• Operating clock frequencies
— 100 kHz at standard mode
— 400 kHz at fast mode

• Electrostatic discharge (ESD)
— 5,000 V (HBM)
—

500 V (MM)

Packages

• 8-pin P-DIP , SOP , TSSOP

24LLC02

2K-bit Serial EEPROM for Low Power

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 1 of 19 Rev 1.2 May 6,2002

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]

ORDERING INFORMATION

24 LLC 02 X X

Operating Voltage Type Temp. grade Packing
LLC:1.8~5.5V,CMOS 02=2K Blank:-25℃~+70℃ Blank :Tube

A :Taping(SOP8)
T :Taping(TSSOP8)

Start/Stop

Logic

Slave Address

Comparator

Word Address

Pointer

Row

decoder

EEPROM
Cell Array

256 x 8 bits

HV Generation
Timing Control

Control Logic

Column Decoder

Data Register

DOUT and ACK

SCL

WP

SDA

A0
A1
A2

Figure 1-1. 24LLC02 Block Diagram

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 2 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

24LLC02

VCC WP SCL SDA

A0 A1 A2 VSS

NOTE: The 24LLC02 is available in 8-pin DIP, SOP,TSSOP package.

Figure 1-2. Pin Assignment Diagram

Table 1-1. 24LLC02 Pin Descriptions

Name Type Description Circuit

Type

A0, A1, A2 Input Input pins for device address selection. To configure a device address,

these pins should be connected to the VCC or V

SS

of the device.

These pins are internally pulled down to VSS.

1

V

SS

– Ground pin. –

SDA I/O Bi-directional data pin for the I2C-bus serial data interface. Schmitt

trigger input and open-drain output. An external pull-up resistor must
be connected to V

CC.

Typical values for this pull-up resistor are 4.7 kΩ

(100 kHz) and 1 kΩ (400 kHz).

3

SCL Input Schmitt trigger input pin for serial clock input. 2
WP Input

Input pin for hardware write protection control. If you tie this pin to V

CC,

the write function is disabled to protect previously written data in the
entire memory; if you tie it to VSS, the write function is enabled.

This pin is internally pulled down to VSS.

1

V

CC

– Single power supply. –

NOTE : See the following page for diagrams of pin circuit types 1, 2, and 3.

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 3 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

A0, A1,

A2, WP

Figure 1-3. Pin Circuit Type 1

SCL

Noise

Filter

Figure 1-4. Pin Circuit Type 2

SDA

VSS

Data Out

Noise

Filter

Data In

Figure 1-5. Pin Circuit Type 3

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 4 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

FUNCTION DESCRIPTION

I2C-BUS INTERFACE
The 24LLC02 supports the I 2 C-bus serial interface data transmission protocol. The two-wire bus consists of a

serial data line (SDA) and a serial clock line (SCL). The SDA and the SCL lines must be connected to V

CC by a

pull-up resistor that is located somewhere on the bus.

Any device that puts data onto the bus is defined as the “transmitter” and any device that gets data from the bus
is the “receiver.” The bus is controlled by a master device which generates the serial clock and start/stop conditions
, controlling bus access. Using the A0, A1, and A2 input pins, up to eight 24LLC02 devices can be connected
to the same I2C-bus as slaves (see Figure 1-6). Both the master and slaves can operate as transmitter or receiver
, but the master device determines which bus operating mode would be active.

SDA

Bus Master

(Transmitter/

Receiver)

MCU

242LLC

Tx/Rx

A0 A1 A2

Slave 1

To VCC or V

SS

Tx/Rx

A0 A1 A2

Slave 2

To VCC or V

SS

Tx/Rx

A0 A1 A2

Slave 3

To VCC or V

SS

Tx/Rx

A0 A1 A2

Slave 8

To VCC or V

SS

V

CCVCC

SCL

Figure 1-6. Typical Configuration (16 Kbits of Memory on the I2C-Bus)

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 5 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

24LLC02

24LLC02

24LLC02

24LLC02

I2C-BUS PROTOCOLS
Here are several rules for I2C-bus transfers:
— A new data transfer can be initiated only when the bus is currently not busy.

— MSB is always transferred first in transmitting data.
— During a data transfer, the data line (SDA) must remain stable whenever the clock line (SCL) is High.

The I2C-bus interface supports the following communication protocols:

• Bus not busy : The SDA and the SCL lines remain High level when the bus is not active.

• Start condition: Start condition is initiated by a High-to-Low transition of the SDA line while SCL remains High

level. All bus commands must be preceded by a start condition.

• Stop condition: A stop condition is initiated by a Low-to-High transition of the SDA line while SCL remains
High level. All bus operations must be completed by a stop condition (see Figure 1-7).

SCL

SDA

Start

Condition

Data or

ACK Valid

Data

Change

~

~

~

~

Stop

Condition

Figure 1-7. Data Transmission Sequence

• Data valid : Following a start condition, the data becomes valid if the data line remains stable for the duration
of the High period of SCL. New data must be put onto the bus while SCL is Low. Bus timing is one clock
pulse per data bit. The number of data bytes to be transferred is determined by the master device. The total
number of bytes that can be transferred in one operation is theoretically unlimited.

• ACK (Acknowledge) : An ACK signal indicates that a data transfer is completed successfully. The transmitter
(the master or the slave) releases the bus after transmitting eight bits. During the 9th clock, which the master
generates, the receiver pulls the SDA line low to acknowledge that it successfully received the eight bits of
data (see Figure 1-8). But the slave does not send an ACK if an internal write cycle is still in progress.

In data read operations, the slave releases the SDA line after transmitting 8 bits of data and then monitors
the line for an ACK signal during the 9th clock period. If an ACK is detected, the slave will continue to
transmit data. If an ACK is not detected, the slave terminates data transmission and waits for a stop condition
to be issued by the master before returning to its stand-by mode.

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 6 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

Master

SCL Line

Data from

Transmitter

ACK

ACK from

Receiver

Bit 9Bit 1

Figure 1-8. Acknowledge Response From Receiver

• Slave Address : After the master initiates a Start condition, it must output the address of the device to be
accessed. The most significant four bits of the slave address are called the “device identifier”. The identifier
for the 24LLC02 is “1010B”. The next three bits comprise the address of a specific device. The device
address is defined by the state of the A0, A1 and A2 pins. Using this addressing scheme, you can cascade
up to eight 24LLC02 on the bus (see Table 1-2 below).are used by the master to select which of the blocks
of internal memory (1 block= 256 words) are to be accessed. The bits are in effect the most significant bits
of the word address.

• Read/Write : The final (eighth) bit of the slave address defines the type of operation to be performed. If the
R/W bit is “1”, a read operation is executed. If it is “0”, a write operation is executed.

Table 1-2. Slave Device Addressing

Device Device Identifier Device Address

R/WW Bit

b7 b6 b5 b4 b3 b2 b1 b0

24LLC02 1 0 1 0 A2 A1 A0

R/W

NOTE: The B2, B1, B0 correspond to the MSB of the memory array address word.

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 7 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

BYTE WRITE OPERATION
In a complete byte write operation, the master transmits the slave address, word address, and one data byte to

the 24LLC02 slave device (see Figure 1-9).

Slave AddressStart Word Address Data Stop

A
C
K

A
C
K

A
C
K

Figure 1-9. Byte Write Operation

Following the Start condition, the master sends the device identifier (4 bits), the device address (3 bits), and an
R /W bit set to “0” onto the bus. Then the addressed 24LLC02 generates an ACK and waits for the next byte.

The next byte to be transmitted by the master is the word address. This 8-bit address
is written into the word address pointer of the 24LLC02.

When the 24LLC02 receives the word address, it responds by issuing an ACK and then waits for the next 8-bit
data. When it receives the data byte, the 24LLC02 again responds with an ACK.The master terminates the
transfer by generating a Stop condition, at which time the 24LLC02 begins the internal write cycle.

While the internal write cycle is in progress, all 24LLC02 inputs are disabled and the 24LLC02 does not respond
to additional requests from the master.

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 8 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

PAGE WRITE OPERATION
The 24LLC02 can also perform 16-byte page write operation. A page write operation is initiated in the same

way as a byte write operation. However, instead of finishing the write operation after the first data byte is
transferred, the master can transmit up to 15 additional bytes. The 24LLC02 responds with an ACK each
time it receives a complete byte of data (see Figure 1-10).

Slave Address Word Address (n)Start

A
C
K

A
C
K

Data (n)

A
C
K

A
C
K

Data ( ≤ n + 15) Stop

A
C
K

Figure 1-10. Page Write Operation

The 24LLC02 automatically increments the word address pointer each time it receives a complete data byte.
When one byte has been received, the internal word address pointer increments to the next address and the
next data byte can be received.

If the master transmits more than 16 bytes before it generates a stop condition to end the page write operation,
the 24LLC02 word address pointer value “rolls over” and the previously received data is overwritten.If the
master transmits less than 16 bytes and generates a stop condition, the 24LLC02 writes the received data to
the corresponding EEPROM address.

During a page write operation, all inputs are disabled and there is no response to additional requests from the
master until the internal write cycle is completed.

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 9 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

POLLING FOR AN ACK SIGNAL
When the master issues a stop condition to initiate a write cycle, the 24LLC02 starts an internal write cycle.

The master can then immediately begin polling for an ACK from the slave device.
To poll for an ACK signal in a write operation, the master issues a start condition followed by the slave address.

As long as the 24LLC02 remains busy with the write operation, no ACK is returned. When the 24LLC02
completes the write operation, it returns an ACK and the master can then proceed with the next read or write
operation (see Figure 1-11).

Send Write

Command

Send Stop Condition to

Initiate Write Cycle

Send Start

Condition

Send Slave Address

with R/W bit = "0"

Start Next
Operation

ACK = "0" ?

Yes

No

Figure 1-11. Master Polling for an ACK Signal from a Slave Device

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 10 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

HARDWARE-BASED WRITE PROTECTION
You can also write-protect the entire memory area of the 24LLC02. This method of write protection is controlled

by the state of the Write Protect (WP) pin.
When the WP pin is connected to VCC, any attempt to write a value to the memory is ignored.

The 24LLC02 will acknowledge slave and word address, but it will not generate an acknowledge after receiving
the first byte of the data. Thus the write cycle will not be started when the stop condition is generated . By
connecting the WP pin to VSS, the write function is allowed for the entire memory.

These write protection features effectively change the EEPROM to a ROM in order to prevent data from being
overwritten. Whenever the write function is disabled, a slave address and a word address are acknowledged on
the bus, but data bytes are not acknowledged.

CURRENT ADDRESS BYTE READ OPERATION
The internal word address pointer maintains the address of the last word accessed, incremented by one.

Therefore, if the last access (either read or write) was to the address “n”, the next read operation would access
data at address “n+1”.

When the 24LLC02 receives a slave address with the R / W bit set to “1”, it issues an ACK and sends the eight
bits of data.The master does not acknowledge the transfer but it does generate a Stop condition. In this way,
the 24LLC02 effectively stops the transmission (see Figure 1-12).

Slave Address DataStart

A
C
K

Stop

N
O

A
C
K

Figure 1-12. Current Address Byte Read Operation

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 11 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

RANDOM ADDRESS BYTE READ OPERATION
Using random read operations, the master can access any memory location at any time. Before it issues the

slave address with the R/W bit set to “1”, the master must first perform a “dummy” write operation. This operation
is performed in the following steps:

1. The master first issues a Start condition, the slave address, and the word address to be read. (This step sets
the internal word address pointer of the 24LLC02 to the desired address.)

2. When the master receives an ACK for the word address, it immediately re-issues a start condition followed
by another slave address, with the R/W bit set to “1”.

3. The 24LLC02 then sends an ACK and the 8-bit data stored at the desired address.

4. At this point, the master does not acknowledge the transmission, but generates a stop condition instead.

5. In response, the 24LLC02 stops transmitting data and reverts to its stand-by mode (see Figure 1-13).

Slave Address Word AddressStart

A
C
K

A
C
K

Slave Address

A
C
K

N
O

A
C
K

StopStart Data (n)

Figure 1-13. Random Address Byte Read Operation

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone] Page 12 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

SEQUENTIAL READ OPERATION
Sequential read operations can be performed in two ways: as a series of current address reads or as random

address reads. The first data is sent in the same way as the previous read mode used on the bus. The next time,
however, the master responds with an ACK, indicating that it requires additional data.
The 24LLC02 continues to output data for each ACK it receives. To stop the sequential read operation,the
master does not respond with an ACK, but instead issues a Stop condition.

Using this method, data is output sequentially with the data from address “n” followed by the data from “n+1”. The
word address pointer for read operations increments all word addresses, allowing the entire EEPROM to be read
sequentially in a single operation. After the entire EEPROM is read, the word address pointer “rolls over” and the
24LLC02 continues to transmit data for each ACK it receives from the master (see Figure 1-14).

Slave Address Data (n)Start

A
C
K

A
C
K

N
O

A
C
K

Data (n + x)

A
C
K

~

~

Figure 1-14. Sequential Read Operation

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 13 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

ELECTRICAL DATA

Table 1-3. Absolute Maximum Ratings

(TA = 25°C)

Parameter Symbol Conditions Rating Unit

Supply voltage

V

CC

– – 0.3 to + 7.0 V

Input voltage

V

IN

– – 0.3 to + 7.0 V

Output voltage

V

O

– – 0.3 to + 7.0 V

Operating temperature

T

A

– – 40 to + 85

°

C

Storage temperature

T

STG

– – 65 to + 150

°

C

Electrostatic discharge

V

ESD

HBM 5000 V

MM 500

Table 1-4. D.C. Electrical Characteristics

(T

A

= – 25°C to + 70°C (C), – 40°C to + 85°C (I), VCC = 1.8 V to 5.5 V)

Parameter Symbol Conditions Min Typ Max Unit

Input low voltage

V

IL

SCL, SDA, A0, A1, A2

– –

0.3 V

CC

V

Input high voltage

V

IH

0.7 V

CC

– – V

Input leakage current

I

LI

VIN = 0 to V

CC

– –

10 µA

Output leakage current

I

LO

VO = 0 to V

CC

– – 10 µA

Output low voltage

V

OL

IOL = 0.15 mA, V

CC

= 1.8 V

– – 0.2 V

IOL = 2.1 mA, V

CC

= 2.5 V

– – 0.4

Supply current Write

I

CC1

V

CC

= 5.5 V, 400 kHz

– – 3 mA

I

CC2

VCC = 1.8 V, 100 kHz

– – 1

Read

I

CC3

V

CC

= 5.5 V, 400 kHz

– – 0.2

I

CC4

VCC = 1.8 V, 100 kHz

– – 60

µA

Stand-by current

I

CC5

V

CC

= SDA = SCL = 5.5 V,

all other inputs = 0 V

– – 5 µA

I

CC6

V

CC

= SDA = SCL = 1.8 V,

all other inputs = 0 V

– – 1

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 14 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

Table 1-4. D.C. Electrical Characteristics (Continued)

(T

A

= – 25°C to + 70°C (C), – 40°C to + 85°C (I), VCC = 1.8 V to 5.5 V)

Parameter Symbol Conditions Min Typ Max Unit

Input capacitance

C

IN

25 °C, 1MHz,
VCC = 5 V, VIN = 0 V,

A0, A1, A2, SCL and WP pin

– – 10 pF

Input/output capacitance

C

I/O

25 °C, 1MHz,
VCC = 5 V, V

I/O

= 0 V,

SDA pin

– – 10

Table 1-5. A.C. Electrical Characteristics

(T

A

= – 25°C to + 70°C (C), – 40°C to + 85°C (I), VCC = 1.8 V to 5.5 V)

Parameter Symbol Conditions VCC = 1.8 to 5.5 V

(Standard Mode)

VCC = 2.5 to 5.5 V

(Fast Mode)

Unit

Min Max Min Max

External clock frequency

F

CLK

– 0 100 0 400 kHz

Clock high time

t

HIGH

– 4 – 0.6 –

µs

Clock low time

t

LOW

– 4.7 – 1.3 –

Rising time

t

R

SDA, SCL – 1 – 0.3

Falling time

t

F

SDA, SCL – 0.3 – 0.3

Start condition hold time

t

HD:STA

– 4 – 0.6 –

Start condition setup time

t

SU:STA

– 4.7 – 0.6 –

Data input hold time

t

HD:DAT

– 0 – 0 –

Data input setup time

t

SU:DAT

– 0.25 – 0.1 –

Stop condition setup time

t

SU:STO

– 4 – 0.6 –

Bus free time

t

BUF

Before new
transmission

4.7 – 1.3 –

Data output valid from
clock low

(note)

t

AA

– 0.3 3.5 – 0.9

Noise spike width

t

SP

– – 100 – 50 ns

Write cycle time

t

WR

– – 5 – 5 ms

NOTES :

1. Upon customers request, up to 400 kHz (Max.) in standard mode and 1 MHz in fast mode are available.

2. When acting as a transmitter, the 24LLC02 must provide an internal minimum delay time to bridge the undefined period
(minimum 300 ns) of the falling edge of SCL. This is required to avoid unintended generation of a start or stop condition.

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 15 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

SCL

tLOW

tF tR

SDA In

tSU:STA tHD:STA tHD:DAT tSU:DAT tSU:STO

tHIGH

SDA Out

tBUFtAA

Figure 1-15. Timing Diagram for Bus Operations

8th Bit

WORDn

SCL

SDA

Start

Condition

~

~

~

~

~

~

tWR

Stop

Condition

ACK

~

~

Figure 1-16. Write Cycle Timing Diagram

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 16 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

! 

 

7

15

(4X)

(4X)

E1

D

PIN #1 INDENT O0.025 DEEP 0.006-0.008

E-PIN O0.118 NOTE 9

AL

A2A1

B2

B1

B

e

S

E

C

eB

DIMENSIONS IN MILLIMETERS DIMENSIONS IN INCHS

SYMBOL

MIN NOM MAX MIN NOM MAX

A - - 5.33 - - 0.210

A1 0.38 - - 0.015 - -
A2 3.25 3.30 3.45 0.128 0.130 0.136

B 0.36 0.46 0.56 0.014 0.018 0.022
B1 1.14 1.27 1.52 0.045 0.050 0.060
B2 0.81 0.99 1.17 0.032 0.039 0.046

C 0.20 0.25 0.33 0.008 0.010 0.013

D 9.12 9.30 9.53 0.359 0.366 0.375

E 7.62 - 8.26 0.300 - 0.325

E1 6.20 6.35 6.60 0.244 0.250 0.260

e - 2.54 - - 0.100 ­L 3.18 - - 0.125 - -

Eb 8.38 - 9.40 0.330 - 0.370

s 0.71 0.84 0.97 0.028 0.033 0.038

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 17 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power

 

A

0.015x45

VIEW "A"

L

H

E

A2

A1

B

e

y

7

(4X)

D

C

7

(4X)

VIEW "A"

DIMENSIONS IN MILLIMETERS DIMENSIONS IN INCHS

SYMBOL

MIN NOM MAX MIN NOM MAX

A 1.47 1.60 1.73 0.058 0.063 0.068
A1 0.10 - 0.25 0.004 - 0.010
A2 - 1.45 - - 0.057 -

B 0.33 0.41 0.51 0.013 0.016 0.020

C 0.19 0.20 0.25 0.0075 0.008 0.0098

D 4.80 4.85 4.95 0.189 0.191 0.195

E 3.81 3.91 3.99 0.150 0.154 0.157
e - 1.27 - - 0.050 -

H 5.79 5.99 6.20 0.228 0.236 0.244

L 0.38 0.71 1.27 0.015 0.028 0.050
Y - - 0.10 - - 0.004

θ

0

o

- 8o 0o - 8o

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 18 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power



A

E

E1

b

y

e

C

DETAIL A

DETAIL A

L 1

L

E1 L1

A2

A1

D

PIN 1 INDICATOR O0.70

SURFACE POLISHED

DIMENSIONS IN MILLIMETERS

SYMBOLS

MIN NOM MAX

A 1.05 1.10 1.20
A1 0.05 0.10 0.15
A2 - 1.00 1.05

B 0.20 0.25 0.28

C - 0.127 -

D 2.90 3.05 3.10

E 6.20 6.40 6.60
E1 4.30 4.40 4.50

E - 0.65 -

L 0.50 0.60 0.70

L1 0.90 1.00 1.10

Y

- - 0.10

θ

0o 4o 8o

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C

Email: [email protected]
Tel:[phone] Http: www.ceramate.com.tw
Fax:[phone]

Page 19 of 19 Rev 1.2 May 6,2002

24LLC02

2K-bit Serial EEPROM for Low Power