Dallas Semiconductor DS4802X, DS4802U, DS4802S, DS4802 Datasheet
www.dalsemi.com
A
3
PRELIMINARY
DS4802
Low Voltage, Micro Power, High
Performance, Rail-To-Rail Dual Op-Amp
FEATURES
Very low operating power:
12 µA typical per amplifier
High output sink/source capability
Supply Voltage Range 1.8 to 5.5V
Rail-to-Rail Output Swing
Input offset voltage: 0.95 mV max.
ORDERING INFORMATION
Part Number Description
DS4802 8-pin DIP
DS4802S 8-pin SOIC
DS4802U
DS4802X 8-bump Flip-Chip
For mechanical dimensions see website.
8-pin µ-SOP
PACKAGES/PINOUTS
1
AOUT
2
AIN-
A
-
+
3
AIN+
45
GND
300-mil DIP
150-mil SOIC
118-mil µ-SOP
VDD
OUT
2
+
AIN-
AIN+
-
5
8
VDD
7
BOUT
B
-
+
6
BIN-
BIN+
6
+
4
BOUT
B
7
8
BIN+
-
GND
8-bump Flip-Chip
DESCRIPTION
The DS4802 BiCMOS dual operational amplifier combines low input offset voltage, very low power
consumption, rail-to-rail output swing, and excellent DC precision. With a maximum input offset voltage
of 0.95 mV, a maximum I
for measurement, medical, and industrial applications. The DS4802 is also ideal for portable applications
with 1.8 volt to 5.5 volt single supply voltage operation and low power consumption.
of 25 µA/amplifier, and 10 pA typical input bias current, the DS4802 is ideal
DD
1 of 19 081000
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VDD (see Note 1) 5.5V
DS4802
Differential Input Voltage (see Note 2)
Input Voltage Range, VI (see Note 1) -0.3V to V
Input Current, I
Output Current, I
Total current into V
DD
O
DD
Total current out of GND
± V
DD
± 4 mA
± 50 mA
± 50 mA
± 50 mA
DD
Duration of short-circuit current (See Note 3) unlimited
Operating Temperature 0
o
C to 70oC
Storage Temperature -55oC to +125oC
Soldering Temperature 260oC for 10 seconds
Notes:
1. Relative to GND.
2. Non-inverting input relative to inverting input. Excessive current flows when input is brought below
GND - 0.3V.
3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to
ensure that the maximum dissipation rating is not exceeded.
RECOMMENDED OPERATING CONDITIONS
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
Supply Voltage V
Input Voltage Range V
Common-Mode Input Voltage V
Free-Air Operating Temperature T
DD
I
IC
A
1.8 5.5 V 1
GND VDD - 1.0 V 1
GND VDD - 1.0 V
070
o
C
Notes:
1. Voltage referenced to GND.
2 of 19
DS4802
L
ELECTRICAL CHARACTERISTICS (TA: 0°C – 70°C. VDD = 1.8V)
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
Input Offset Voltage
(V
= 0.5V, RS = 50Ω, V
IC
OUT
= VDD/2)
Temperature Coefficient of Input
Offset Voltage
(V
= 0.5V, RS = 50Ω, V
IC
OUT
= VDD/2)
Input Offset Current
(RS = 50Ω)
Input Bias Current
(R
= 50Ω)
S
Common-mode Input Voltage Range
(|VIO| ≤ 5 mV, RS = 50Ω)
High Level Output Voltage
(IOH = -50 µA)
(IOH = -500 µA)
Low Level Output Voltage
(IOL = 50 µA)
(IOL = 500 µA)
Large Signal Differential Voltage
Amplification
(V
= 0.5V, 0.4V ≤ VO ≤ 1.4V) RL =
IC
100 kΩ
(V
= 0.5V, 0.4V ≤ VO ≤ 1.4V) RL =
IC
10 kΩ
Input Resistance
Common Mode Input Capacitance
Common Mode Rejection Ratio
(0V ≤ V
/2)
V
DD
≤ 0.8V, RS = 50Ω, VO =
IC
Supply Voltage Rejection Ratio
(1.8V ≤ V
≤ 3.6V, V
DD
= VDD/2, no
IC
load)
Amplifier Supply Current (per
channel)
(VO = VDD/2, no load)
Slew Rate at Unity Gain
(R
= 100 kΩ, CL = 100 pF tied to
VDD/2)
V
αV
I
I
V
V
V
IO
IO
IB
ICR
OH
OL
IO
0 to 1
1.5
0.1 0.95 mV
2
µV/°C
5 500 pA
10 500 pA
-0.3 to
1.2
1.785
1.65
10
V
V
mV
100 200
A
R
c
VD
IN
i(c)
65
55
75
65
12
>10
24.0 pF
dB
Ω
CMRR 60 75 dB
k
SVR
I
DD
70 85 dB
12 25 µA
SR 10 15 V/ms
3 of 19
DS4802
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
Equivalent Input Noise Voltage
(f = 10 Hz)
(f = 1 kHz)
V
N
120
60
nV/√Hz
Unity Gain Bandwidth Product
(RL = 100 kΩ, CL = 100 pF tied to
UGBW 31 kHz
VDD/2)
Phase Margin at Unity Gain
(RL = 100 kΩ, CL = 100 pF tied to
φ
M
60 Degree
VDD/2)
Gain Margin
(RL = 100 kΩ, CL = 100 pF tied to
17 dB
VDD/2)
ELECTRICAL CHARACTERISTICS cont. (TA: 0°C – 70°C. VDD = 3.0V)
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
Input Offset Voltage
(V
= 1.5V, RS = 50Ω, V
IC
OUT
= VDD/2)
V
IO
0.1 0.95 mV
Temperature Coefficient of Input
Offset Voltage
(V
= 1.5V, RS = 50Ω, V
IC
OUT
= VDD/2)
αV
IO
2
µV/°C
Input Offset Current
(RS = 50Ω)
I
IO
5 500 pA
Input Bias Current
(RS = 50Ω)
Common-mode Input Voltage Range
(|VIO| ≤ 5 mV, R
= 50Ω)
S
V
I
IB
ICR
0 to 2
10 500 pA
-0.3 to
2.2
V
High Level Output Voltage
= -200 µA)
(I
OH
(IOH = -2 mA)
V
OH
2.4
2.97
2.7
V
Low Level Output Voltage
(V
= 1.5V, IOL = 200 µA)
IC
(V
= 1.5V, IOL = 2 mA)
IC
V
OL
24
240 500
mV
Large Signal Differential Voltage
Amplification
= 1.5V, 0.5V ≤ VO ≤ 2.5V) RL =
(V
IC
100 kΩ
(V
= 1.5V, 0.5V ≤ VO ≤ 2.5V) RL =
IC
A
VD
70
60
80
70
dB
10kΩ
Input Resistance
Common Mode Input Capacitance
R
c
IN
I(c)
12
>10
24.0 pF
Ω
Common Mode Rejection Ratio CMRR 65 80 dB
4 of 19
DS4802
L
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
(0V ≤ V
≤ 2V, RS = 50Ω, VO =
IC
VDD/2)
Supply Voltage Rejection Ratio
(1.8V ≤ V
≤ 3.6V, V
DD
= VDD/2, no
IC
load)
Amplifier Supply Current (per
channel)
(VO = VDD/2, no load)
Slew Rate at Unity Gain
(R
= 100 kΩ, CL = 100 pF tied to
VDD/2)
Equivalent Input Noise Voltage
(f = 10 Hz)
(f = 1 kHz)
Unity Gain Bandwidth Product
(RL = 100 kΩ, CL = 100 pF tied to
VDD/2)
Phase Margin at Unity Gain
(RL = 100 kΩ, CL = 100 pF tied to
VDD/2)
Gain Margin
(RL = 100 kΩ, CL = 100 pF tied to
VDD/2)
k
SVR
I
DD
70 85 dB
12 25 µA
SR 10 15 V/ms
V
N
120
nV/√Hz
60
UGBW 35 kHz
φ
M
60 Degree
17 dB
5 of 19
DIS T RIBUTION OF DS4 8 0 2
INPUT OFFSET VO LTAG E
35
30
25
VDD = 1. 8 V
R
= 10K
L
= 25oC
T
A
20
15
10
Percentage of Amplifiers - %
5
0
-1000 -800 -600 -400 -200 0 200 400 600 800 1000
V
- I nput O f f set Vol t age - uV
IO
Figure 1.0
DS4802
DIS T RIBUTION OF DS4 8 0 2
INPUT O FFSET VOLTA GE
35
30
25
VDD = 3.0 V
R
= 10K
L
= 25oC
T
A
20
15
10
Percentage of Amplifiers - %
5
0
-1000 -800 -600 -400 -200 0 200 400 600 800 1000
- I nput O ffs et Vol t a ge - uV
V
IO
Figure 2.0
6 of 19
Loading...