32K x 16 Static RAM
CY7C1020
Cypress Semiconductor Corporation
• 3901 North First Street • San Jose • CA 95134 • 408-943-2600
October 18, 1999
7C10
Features
• 5.0V operation (± 10%)
• High speed
—t
AA
= 10 ns
• Low active power
—825 mW (max., 10 ns, “L” version)
• Very L ow standb y p ow e r
—550 µW (max., “L” version)
• Automat ic power-down when deselected
• Independent Control of Upper and Lower bytes
• Available in 44-pin TSOP II and 400-mil SOJ
Functional Description
The CY7C1020 is a high-performance CMOS static RAM organized as 32,768 words by 16 bits. This device has an automatic power-down feature that significantly reduces power
consumption when deselected.
Writing to the device is accomplished by taking Chip Enable
(CE
) and Write Enable (WE) inputs LOW. If Byte Low Enable
(BLE
) is LOW, then data from I/O pins (I/O1 through I/O8), is
written into the location specified on the address pins (A
0
through A14). If Byte High Enable (BHE) is LOW, then data
from I/O pins (I/O
9
through I/O16) is written into the location
specified on the address pins (A
0
through A14).
Reading from the device is accomplished by taking Chip Enable (CE
) and Output Enable (O E) LOW whil e for cing the Write
Enable (WE
) HIGH. If Byte Low Enable (BLE) is LOW, then
data from the memory location specified by the address pins
will appear on I /O
1
to I/O8. If Byte High Enable (BHE) is LOW ,
then data from memory will appear on I/O
9
to I/O16. See the
truth table a t the bac k of this dat a sheet f or a c omplete des cription of read and write modes.
The input/output pins (I/O
1
through I/O16) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disab led (OE HIGH ), the BHE and BLE
are disabl ed (BHE, BLE HIGH), or during a write oper ation (CE
LOW, and WE LOW).
The CY7C1020 is available in standard 44-pin TSOP type II
and 400-mil-wide SOJ packages.
WE
Logic Block Diagram
Pin Configuration
1
2
3
4
5
6
7
8
9
10
11
14
31
32
36
35
34
33
37
40
39
38
Top View
SOJ / TSOP II
12
13
41
44
43
42
16
15
29
30
V
CC
A
10
A
9
A
8
A
7
NC
NC
A
14
OE
V
SS
A
0
I/O
16
A
13
CE
I/O
3
I/O
1
I/O
2
BHE
NC
A
12
A
11
1020-2
18
17
20
19
I/O
4
27
28
25
26
22
21
23
24
NC
V
SS
I/O
7
I/O
5
I/O
6
I/O
8
A
1
A
2
BLE
V
CC
I/O
15
I/O
14
I/O
13
I/O
12
I/O
11
I/O
10
I/O
9
A
3
A
4
A
5
A
6
32K x 16
RAM Array
I/O
1
– I/O
8
ROW DECODER
A
6
A
5
A
4
A
3
A
0
COLUMN DECODER
A
9
A10A11A12A13A
14
SENSE AMPS
DATA IN DRIVERS
OE
A
2
A
1
I/O9 – I/O
16
CE
WE
BLE
BHE
A
8
A
7
1020-1
Selection Guide
7C1020-10 7C1020-12 7C1020-15 7C1020-20
Maximum Access Time (ns) 10 12 15 20
Maximum Operating Curr ent (mA) 180 170 160 160
L150 140 130 130
Maximum CMOS Standby Current (mA) 3 3 3 3
L 0.1 0.1 0.1 0.1