512K x 8 MoBL Static RAM
CY62148V MoBL™
Cypress Semiconductor Corporation
• 3901 North First Street • San Jose • CA 95134 • 408-943-2600
March 23, 2000
MoBL
Features
• Low volt age rang e :
—2.7V–3.6V
• Ultra lo w acti ve pow er
• Low st a ndby powe r
• TTL-compatible inputs and outputs
• Autom atic power-d ow n w hen deselected
• CMOS for optimum spee d/power
Functional Description
The CY62148V is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. This device features advanced circuit design to provide ultra-low active current. This
is ideal for providing More Battery Lif e™ (MoBL™) in portable
applications such as cellular telephones. The device also has
an automatic power-down feature that significantly reduces
power consum ption b y 99% when addresses are not toggl ing.
The device can be put into standby mode when deselected
(CE
HIGH).
Writing to the device is accomplished by taking Chip Enable
(CE
) and Write Enable ( WE) inputs LO W . Dat a on the eigh t I/O
pins (I/O
0
through I/O7) is then written into the location speci-
fied on the address pins (A
0
through A18).
Reading from the device is accomplished by taking Chip Enable (CE
) and Output Enable (OE) LOW while forcing Write
Enable (WE
) HIGH. Under these conditions, the contents of
the memory locati on specified by the ad dress pins will appear
on the I/O pins.
The eight input/output pins (I/O
0
through I/O7) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), or during a write
operation (CE
LOW and WE LOW).
The CY62148V is avai labl e in a 36-ball FBGA, 32 pi n TSOPII,
and a 32-pin SOIC package.
Logic Block Diagram
17
15
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
COLUMN
DECODER
ROW DECODER
SENSE AMPS
Data in Drivers
POWER
DOWN
WE
OE
I/O
0
I/O
1
I/O
2
I/O
3
512K x 8
ARRAY
I/O
7
I/O
6
I/O
5
I/O
4
A
0
A
12
A14A
13
A
A
11
CE
A
A
16
A
10
62148V-1
18
A
A
9