Cypress Semiconductor 3028 User Manual

PRELIMINARY

CYBT-423028-02

EZ-BT™ WICED® Module

General Description

The CYBT-423028-02 is a dual-mode Bluetooth BR/EDR and
Low Energy (BLE) wireless module solution. The
CYBT-423028-02 includes onboard crystal oscillators, passive
components, and the Cypress CYW20719 silicon device.

The CYBT-423028-02 supports a number of peripheral functions
(ADC, PWM), as well as multiple serial communication protocols
(UART, SPI, I
royalty-free BLE stack compatible with Bluetooth 5.0 in a small

11.0 × 11.0 × 1.70mm module form-factor.
The CYBT-423028-02 includes an integrated chip antenna, is

qulaified by Bluetooth SIG, and includes regulatory certification
approval for FCC, ISED, MIC, and CE.

Module Description

n Module size: 11.00 mm × 11.00 mm × 1.70 mm

n Complies with Bluetooth Core Specification version 5.0 and

includes support for BR, EDR 2/3 Mbps, eSCO, BLE, and LE
2 Mbps features.

p QDID: TBD

p Declaration ID: TBD
n Certified to FCC, ISED, MIC, and CE standards

n 1024-KB flash memory, 512-KB SRAM memory

n Extended Industrial temperature range: –30 °C to +85 °C

n Integrated ARM Cortex-M4 microprocessor core with

floating point unit (FPU)

n Watchdog timer

Power Consumption

n Maximum TX output power: +4.0 dbm

n RX Receive Sensitivity: –95.5 dbm

n Received signal strength indicator (RSSI) with 1-dB resolution

n TX current consumption

p BLE silicon: 5.6 mA (MCU + radio only, 0 dbm)
n RX current consumption

p Bluetooth silicon: 5.9 mA (MCU + radio only)
n Cypress CYW20719 silicon low power mode support

p PDS: 61 μA with 512 KB SRAM retention

p SDS: 1.6 uA

p HIDOFF (External Interrupt): 400 nA

2

C, I2S). The CYBT-423028-02 includes a

Functional Capabilities

n Σ-Δ ADC for audio (13 bits) and DC measurement (10 bits)

n UART (PUART), SPI, and I

2

n I

S/PCM audio interfaces

n Up to 6 16-bit PWMs

n Bluetooth Basic Rate (BR) and Enhanced Data Rate (EDR)

2

C serial communication interfaces

Support

n BLE protocol stack supporting generic access profile (GAP)

Central, Peripheral, or Broadcaster roles

n Hardware Security Engine

Benefits

CYBT-423028-02 is fully integrated and certified solution that
provides all necessary components required to operate
Bluetooth communication standards.

n Proven hardware design ready to use

n Ultra-flexible supermux I/O designs allows maximum flexibility

for GPIO function assignment

n Large non-volatile memory for complex application devel-

opment

n Over-the-air update capable for development or field updates

n Bluetooth SIG qualified with QDID and Declaration ID

n WICED™ Studio provides an easy-to-use integrated design

environment (IDE) to configure, develop, program, and test
your Bluetooth application

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Document Number: 002-23238 Rev. PRELIMINARY Revised March 9, 2018

PRELIMINARY

CYBT-423028-02

More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right module for your design, and to help you to
quickly and effectively integrate the module into your design.

References

n Overview: EZ-BLE/EZ-BT Module Portfolio, Module Roadmap

n Development Kits:

p CYBT-423028-EVAL, CYBT-423028-02 Evaluation Board

p CYW920719Q40EVB-01, Evaluation Kit for CYW20719

silicon device

n Test and Debug Tools:

p CYSmart, Bluetooth

p CYSmart Mobile, Bluetooth

®

LE Test and Debug Tool (Windows)

®

LE Test and Debug Tool

n Knowledge Base Article

p KBA97095 - EZ-BLE™ Module Placement
p KBA213976 - FAQ for BLE and Regulatory Certifications with

EZ-BLE modules

p KBA210802 - Queries on BLE Qualification and Declaration

Processes

p KBA218122 - 3D Model Files for EZ-BLE/EZ-BT Modules

p

(Android/iOS Mobile App)

Development Environments

Wireless Connectivity for Embedded Devices (WICED) Studio Software Development Kit (SDK)

Cypress' WICED® (Wireless Connectivity for Embedded Devices) is a full-featured platform with proven Software Development Kits
(SDKs) and turnkey hardware solutions from partners to readily enable Wi-Fi and Bluetooth® connectivity in system design.

WICED Studio is the only SDK for the Internet of Things (ioT) that combines Wi-Fi and Bluetooth into a single integrated development
environment. In addition to providing WICED APIs and an application framework designed to abstract complexity, WICED Studio also
leverages many common industry standards.

Technical Support

n Cypress Community: Whether you’re a customer, partner or a developer interested in the latest Cypress innovations, the Cypress

Developer Community offers you a place to learn, share and engage with both Cypress experts and other embedded engineers

around the world.

n Frequently Asked Questions (FAQs): Learn more about our Bluetooth ECO System.

n Visit our support page and create a technical support case or contact a local sales representatives. If you are in the United States,

you can talk to our technical support team by calling our toll-free number: [phone]. Select option 2 at the prompt.

Document Number: 002-23238 Rev. PRELIMINARY Page 2 of 45

PRELIMINARY

CYBT-423028-02

Contents

Overview............................................................................ 4

Functional Block Diagram ........................................... 4

Module Description...................................................... 4

Pad Connection Interface ................................................ 6

Recommended Host PCB Layout ................................... 7

Module Connections ........................................................ 9

Connections and Optional External Components ..... 11

Power Connections (VDD) ........................................ 11

External Reset (XRES).............................................. 11

HCI UART Connections ............................................ 12

External Component Recommendation .................... 12

Critical Components List ........................................... 14

Antenna Design......................................................... 14

Bluetooth Baseband Core ............................................. 15

Power Management Unit................................................ 16

Integrated Radio Transceiver........................................ 17

Transmitter Path........................................................ 17

Receiver Path............................................................ 17

Local Oscillator.......................................................... 17

Microcontroller Unit ....................................................... 18

On-Chip Flash ........................................................... 18

External Reset........................................................... 18

Peripheral and Communication Interfaces .................. 19

I2C............................................................................. 19

UART (HCI UART) Interface ..................................... 19

Peripheral UART Interface ........................................ 19

Serial Peripheral Interface......................................... 19

32 kHz Crystal Oscillator........................................... 20

ADC Port ................................................................... 21

GPIO Ports................................................................ 21

PWM.......................................................................... 21

PDM Microphone....................................................... 22

I2S Interface.............................................................. 22

PCM Interface ........................................................... 23

Security Engine ......................................................... 23

Power Modes .................................................................. 24

Firmware.......................................................................... 24

Electrical Characteristics............................................... 25

Core Buck Regulator................................................. 26

Digital LDO................................................................ 26

RF LDO ..................................................................... 26

Digital I/O Characteristics.......................................... 27

Bluetooth Silicon Current Consumption .................... 27

Chipset RF Specifications ............................................. 28

Timing and AC Characteristics ..................................... 30

UART Timing............................................................. 30

SPI Timing................................................................. 30

BSC Interface Timing ................................................ 32

Environmental Specifications ....................................... 36

Environmental Compliance ....................................... 36

RF Certification.......................................................... 36

Safety Certification .................................................... 36

Environmental Conditions ......................................... 36

ESD and EMI Protection ........................................... 36

Regulatory Information.................................................. 37

FCC........................................................................... 37

ISED.......................................................................... 38

European Declaration of Conformity ......................... 39

MIC Japan................................................................. 39

Packaging........................................................................ 40

Ordering Information...................................................... 42

Acronyms........................................................................ 43

Document Conventions ................................................. 43

Units of Measure ....................................................... 43

Document History Page................................................. 44

Sales, Solutions, and Legal Information...................... 45

Worldwide Sales and Design Support....................... 45

Products .................................................................... 45

PSoC® Solutions ...................................................... 45

Cypress Developer Community................................. 45

Technical Support ..................................................... 45

Document Number: 002-23238 Rev. PRELIMINARY Page 3 of 45

PRELIMINARY

CYBT-423028-02

Overview

Functional Block Diagram

Figure 1 illustrates the CYBT-423028-02 functional block diagram.

Figure 1. Functional Block Diagram

Note: General Purpose Input/Output pins shown in Figure 1 are configuratble to any specified input or output function in the SuperMux table detailed in Table 5 in the Module

Connections section.

Note: Connections shown in the above block diagram are maximum number of connections per function. The total number of GPIOs available on the CYBT-423028-02 is 17.

Module Description

The CYBT-423028-02 module is a complete module designed to be soldered to the applications main board.

Module Dimensions and Drawing

Cypress reserves the right to select components from various vendors to achieve the Bluetooth module functionality. Such selections
will still guarantee that all mechanical specifications and module certifications are maintained. Any changes to the current BOM for
the CYBT-423028-02 will not be made until approval is provided by the end customer for this product. The CYBT-423028-02 will be
held within the physical dimensions shown in the mechanical drawings in Figure 2 on page 5. All dimensions are in millimeters (mm).

Table 1. Module Design Dimensions

Dimension Item Specification

Module dimensions

Antenna location dimensions

PCB thickness Height (H) 0.50 ± 0.10 mm
Shield height Height (H) 1.20 mm
Maximum component height Height (H) 0.60 mm typical
Total module thickness (bottom of module to top of shield) Height (H) 1.70 mm typical

See Figure 2 for the mechanical reference drawing for CYBT-423028-02.

Length (X) 11.00 ± 0.15 mm

Width (Y) 11.00 ± 0.15 mm

Length (X) 6.00 mm

Width (Y) 2.50 mm

Document Number: 002-23238 Rev. PRELIMINARY Page 4 of 45

PRELIMINARY

CYBT-423028-02

Figure 2. Module Mechanical Drawing

Bottom View (Seen from Bottom)

Side View

Top View (See from Top)

Notes

1. No metal should be located beneath or above the antenna area. Only bare PCB material should be located beneath the antenna area. For more information on
recommended host PCB layout, see “Recommended Host PCB Layout” on page 7.

Document Number: 002-23238 Rev. PRELIMINARY Page 5 of 45

PRELIMINARY

CYBT-423028-02

Pad Connection Interface

Solder Pad Connections

(Seen from Bottom)

Optional Host PCB Keep Out Area

Around Chip Antenna

(Seen from Bottom)

As shown in the bottom view of Figure 2 on page 5, the CYBT-423028-02 has 28 connections to a host board via solder pads (SP).

Ta bl e 2 and Figure 3 detail the solder pad length, width, and pitch dimensions of the CYBT-423028-02 module.

Table 2. Connection Description

Name Connections Connection Type Pad Length Dimension Pad Width Dimension Pad Pitch

SP 28 Solder Pad 0.86 mm 0.51 mm 0.91 mm

Figure 3. Solder Pad Dimensions (Seen from Bottom)

To maximize RF performance, the host layout should follow these recommendations:

1. Antenna Area Keepout: The host board directly below the antenna area of the Cypress module (see Figure 2 on page 5) must
contain no ground or signal traces. This keep out area requirement applies to all layers of the host board.

2. Module Placement: The ideal placement of the Cypress Bluetooth module is in a corner of the host board with the PCB trace
antenna located at the far corner. This placement minimizes the additional recommended keep out area stated in item 2. Please
refer to AN96841 for module placement best practices.

3. Optional Keepout: To maximize RF performance, the area immediately around the Cypress Bluetooth module chip antenna may
contain an additional keep out area, where there are no grounding or signal traces. The keep out area applies to all layers of the
host board. The recommended dimensions of the host PCB keep out area are shown in Figure 4 (dimensions are in mm).

Figure 4. Optional Additional Host PCB Keep Out Area Around the CYBT-423028-02 Chip Antenna

Document Number: 002-23238 Rev. PRELIMINARY Page 6 of 45

PRELIMINARY

CYBT-423028-02

Recommended Host PCB Layout

Top View (Seen on Host PCB)

Top View (Seen on Host PCB)

Figure 5, Figure 6, Figure 7, and Ta bl e 3 provide details that can be used for the recommended host PCB layout pattern for the

CYBT-423028-02. Dimensions are in millimeters unless otherwise noted. Pad length of 1.11 mm (0.56 mm from center of the pad on
either side) shown in Figure 7 is the minimum recommended host pad length. The host PCB layout pattern can be completed using
either Figure 5, Figure 6, or Figure 7. It is not necessary to use all figures to complete the host PCB layout pattern.

Figure 5. CYBT-423028-02 Host Layout (Dimensioned) Figure 6. CYBT-423028-02 Host Layout (Relative to Origin)

Document Number: 002-23238 Rev. PRELIMINARY Page 7 of 45

PRELIMINARY

CYBT-423028-02

Ta bl e 3 provides the center location for each solder pad on the CYBT-423028-02. All dimensions are referenced to the center of the

Top View (Seen on Host PCB)

solder pad. Refer to Figure 7 for the location of each module solder pad.

Table 3. Module Solder Pad Location Figure 7. Solder Pad Reference Location

Solder Pad

(Center of Pad)

1 (0.31, 2.79) (12.20, 109.84)
2 (0.31, 3.71) (12.20, 146.06)
3 (0.31, 4.62) (12.20, 181.89)
4 (0.31, 5.54) (12.20, 218.11)
5 (0.31, 6.45) (12.20, 253.94)
6 (0.31, 7.37) (12.20, 290.16)
7 (0.31, 8.28) (12.20, 325.98)
8 (0.31, 9.19) (12.20, 361.81)

9 (0.31, 10.11) (12.20, 398.03)
10 (1.39,10.69) (54.72, 420.87)
11 (2.30,10.69) (90.55, 420.87)
12 (3.21,10.69) (126.38, 420.87)
13 (4.13,10.69) (162.60, 420.87)
14 (5.04,10.69) (198.42, 420.87)
15 (5.96,10.69) (234.65, 420.87)
16 (6.87,10.69) (270.47, 420.87)
17 (7.79,10.69) (306.69, 420.87)
18 (8.70,10.69) (342.52, 420.87)
19 (9.61,10.69) (378.35, 420.87)
20 (10.69,10.11) (420.87, 398.03)
21 (10.69,9.19) (420.87, 361.81)
22 (10.69,8.28) (420.87, 325.98)
23 (10.69,7.37) (420.87, 290.16)
24 (10.69,6.45) (420.87, 253.94)
25 (10.69,5.54) (420.87, 218.11)
26 (10.69,4.62) (420.87, 181.89)
27 (10.69,3.71) (420.87, 146.06)
28 (10.69,2.79) (420.87, 109.84)

Location (X,Y) from

Orign (mm)

Dimension from

Orign (mils)

Document Number: 002-23238 Rev. PRELIMINARY Page 8 of 45

PRELIMINARY

CYBT-423028-02

Module Connections

Note

2. The CYBT-423028-02 can configure GPIO connections to any Input/Output function described in Tab l e 5 .

3. P15 should not be driven high externally while the part is held in reset (it can be floating or driven low). Failure to do so may cause some current to flow through P15
until the device comes out of reset.

Ta bl e 4 details the solder pad connection definitions and available functions for each connection pad. The GPIO connections available

on the CYBT-423028-02 can be configured to any of the input or output funcitons listed in Ta bl e 5 . Table 4 specifies any function that
is required to be used on a specific solder pad, and also identifies GPIOs that can be configured using the SuperMux.

Table 4. CYBT-423028-02 Solder Pad Connection Definitions

Pad Pad Name Silicon Pin Name XTALI/O ADC GPIO

1 GND GND Ground

2 HOST_WAKE BT_HOST_WAKE

3 UART_RXD BT_UART_RXD UART (HCI UART) Receive Data Only
4 UART_TXD BT_UART_TXD UART (HCI UART) Transmit Data Only
5 UART_RTS_N BT_UART_RTS_N UART (HCI UART) Request To Send Output Only
6 UART_CTS_N BT_UART_CTS_N UART (HCI UART) Clear To Send Input Only
7P2 P2 - - 33 see Table 5
8 VCC VDDIO Power Supply Input (1.76V ~ 3.63V)

9P6 P6 - - 33 see Table 5
10 GND GND Ground
11 XRES RST_N External Reset (Active Low)
12 P33 P33 - IN6 33 see Table 5
13 P25 P25 - - 33 see Table 5
14 P26 P26 - - 33 see Table 5
15 P38 P38 - IN1 33 see Table 5

16 P34/P35/P36

17 P1 P1 - IN28 33 see Table 5
18 P0 P0 - IN29 33 see Table 5
19 P29 P29 - IN10 33 see Table 5

20 P13/P23/P28

21 P10/P11

22 P17 P17 - IN18 33 see Table 5
23 P7 P7 - - 3 -
24 P4 P4 - - 3 -
25 P16 P16 - IN19 3 -

XTALI_32K/

26

27 XTALO_32K XTALO_32K

28 GND GND Ground

P15

[3]

P34
P35
P36

P13
P23
P28

P10
P11

XTALI_32K

P15

A signal from the CYBT-423028-02 module to the host indicating that the Bluetooth device requires

attention.

-

-

-

External Oscillator Input

(32KHz)

External Oscillator

Output (32KHz)

IN5 (P34)
IN4 (P35)
IN3 (P36)

IN22 (P13)
IN12 (P23)
IN11 (P28)

IN25 (P10)
IN24 (P11)

IN20 (P15) 3(P15) 3(P15), see Ta b le 5

-- -

3 (P34/P35/P36) 3 see Table 5

3(P13/P23/P28) 3 see Table 5

3 (P10/P11) 3 see Table 5

SuperMux Capable

[2]

Ta bl e 5 details the available Input and Ouput functions that are configurable to any sodler pad in Table 4 that are marked as SuperMux

capable.

Document Number: 002-23238 Rev. PRELIMINARY Page 9 of 45

PRELIMINARY

CYBT-423028-02

Table 5. GPIO SuperMux Input Functions

Function Input or Output Function Type GPIOs Required Function Connection Description

SWD

SPI 1 Input/Output

SPI 2 Input/Output

PUART

2

C Input/Output

I

2

C 2 Input/Output

I

PCM In Input Audio Input Communication 3

PCM Out Output Audio Output Communication 3

2

S In Input Audio Input Communication 3

I

2

I

S Out Ouput Audio Output Communication 3

PDM Input Microphone 1 ~ 2

PWM Output Pulse Width Modulator 1 ~ 6

ACLK Output Auxiliary Clock 1 ~ 2

HIDOFF Output HID-OFF Indicator 1 HID-OFF Indicator to host

Input

Input/Output SWDIO, Serial Wire Debugger I/O

Input Serial Communication Input

Output Serial Communication Output

Serial Communication and

Debug

Serial Communication

(Master or Slave)

Serial Communication

(Master or Slave)

Serial Communication

(Master or Slave)

Serial Communication

(Master or Slave)

2

4 ~ 7

4 ~ 7

4

2

2

SWDCK, Serial Wire Debugger Clock

SPI 1 Clock

SPI 1 Chip Select

SPI 1 MOSI

SPI 1 MISO
SPI 1 I/O 2 (Quad SPI)
SPI 1 I/O 3 (Quad SPI)

SPI 1 Interrupt

SPI 2 Clock

SPI 2 Chip Select

SPI 2 MOSI

SPI 2 MISO
SPI 2 I/O 2 (Quad SPI)
SPI 2 I/O 3 (Quad SPI)

SPI 2 Interrupt

Periperal UART RX

Peripheral UART CTS

Peripheral UART TX

Peripheral UART RTS

I2C Clock

I2C Data

I2C 2 Clock

I2C 2 Data
PCM Input

PCM Clock

PCM Sync

PCM Output

PCM Clock

PCM Sync

I2S DI, Data Input

I2S WS, Word Select

I2S Clock
I2S DO, Data Output
I2S WS, Word Select

I2S Clock

PDM Input Channel 1
PDM Input Channel 2

PWM Channel 0
PWM Channel 1
PWM Channel 2
PWM Channel 3
PWM Channel 4

PWM Channel 5
Auxiliary Clock 0 (ACLK0)
Auxiliary Clock 1 (ACLK1)

Document Number: 002-23238 Rev. PRELIMINARY Page 10 of 45

PRELIMINARY

CYBT-423028-02

Connections and Optional External Components

Power Connections (VDD)

The CYBT-423028-02 contains one power supply connection, VDD.
VDD accepts a supply input of 1.76 V to 3.63 V. Table 12 provides this specification. The maximum power supply ripple for this power

connection is 100 mV, as shown in Table 12.

Considerations and Optional Components for Brown Out (BO) Conditions

Power supply design must be completed to ensure that the CYBT-423028-02 module does not encounter a Brown Out condition,
which can lead to unexpected funcitonality, or module lock up. A Brown Out condition may be met if power supply provided to the
module during power up or reset is in the range shown below:

≤ VDD ≤ V

V

IL

Refer to Ta bl e 1 7 for the VIL and V
System design should ensure that the condition above is not encountered when power is removed from the system. In the event that

this cannot be guaranteed (i.e. battery installation, high value power capacitors with slow discharge), it is recommended that an
external voltage detection device be used to prevent the Brown Out voltage range from occuring during power removal. Please refer
to Figure 8 for the recommended circuit design when using an external voltage detection IC.

Figure 8. Reference Circuit Block Diagram for External Voltage Detection IC

specifications.

IH

IH

In the event that the module does encounter a Brown Out condition, and is operating erratically or not responsive, power cycling the
module will correct this issue and once reset, the module should operate correctly. Brown Out conditions can potentially cause issues
that cannot be corrected, but in general, a power-on-reset operation will correct a Brown Out condition.

External Reset (XRES)

The CYBT-423028-02 has an integrated power-on reset circuit which completely resets all circuits to a known power on state. This
action can also be envoked by an external reset signal, forcing it into a power-on reset state. The XRES signal is an active-low signal,
which is an input to the CYBT-423028-02 module (solder pad 11). The CYBT-423028-02 module does not require an external pull-up
resistor on the XRES input

During power on operation, the XRES connection to the CYBT-423028-02 is required to be held low 50 ms after the VDD power supply
input to the module is stable. This can be accomplished in the following ways:

n The host device can connect a GPIO to the XRES of Cypress CYBT-423028-02 module and pull XRES low until VDD is stable.

XRES is recommended to be released 50 ms after VDD is stable.

n If the XRES connection of the CYBT-423028-02 module is not used in the application, a 0.33 uF capacitor may be connected to the

XRES solder pad of the CYBT-423028-02 in order to delay the XRES release. The capacitor value for this recommended imple­mentation is approximate, and the exact value may differ depending on the VDD power supply ramp time of the system. The capacitor
value should result in an XRES release timing of at least 50 ms after VDD stability.

n The XRES release timing may be controlled by a external voltage detection IC. XRES should be released 50 ms after VDD is stable.

Refer to Figure 11 on page 18 for XRES operating and timing requirements during power on events.

Document Number: 002-23238 Rev. PRELIMINARY Page 11 of 45

PRELIMINARY

CYBT-423028-02

HCI UART Connections

The recommendations in this section apply to the HCI UART (Solder Pads 3, 4, 5, and 6). For full UART functionality, all UART signals
must be connected to the Host device. If full UART functionality is not being used, and only UART RXD and TXD are desired or
capable, then the following connection considerations should be followed for UART RTS and CTS:

n UART RTS: Can be left floating, pulled low, or pulled high. RTS is not critical for initial firmware uploading at power on.

n UART CTS: Must be pulled low to bypass flow control and to ensure that continuous data transfers are made from the host to the

module.

External Component Recommendation

Power Supply Circuitry

It is not required to place any power supply decoupling or noise reduction circuitry on the host PCB. If desired, an external ferrite bead
between the supply and the module connection can be included. The ferrite bead should be positioned as close as possible to the
module pad connection.

If used, the recommended ferrite bead value is 330 Ω, 100 MHz. (Murata BLM21PG331SN1D).

Document Number: 002-23238 Rev. PRELIMINARY Page 12 of 45

PRELIMINARY

CYBT-423028-02

Figure 9 illustrates the CYBT-423028-02 schematic.

Figure 9. CYBT-423028-02 Schematic Diagram

Document Number: 002-23238 Rev. PRELIMINARY Page 13 of 45

PRELIMINARY

CYBT-423028-02

Critical Components List

Ta bl e 6 details the critical components used in the CYBT-423028-02 module.

Table 6. Critical Component List

Component Reference Designator Description

Silicon U2 40-pin QFN Bluetooth Silicon Device - CYW20719
Chip Antenna A1 Antennam, 2.4 GHz
Crystal Y1 24.000 MHz, 12PF

Antenna Design

Ta bl e 7 details the chip antenna used in the CYBT-423028-02 module.

Table 7. Chip Antenna Specifications

Item Description

Frequency Range 2400 – 2500 MHz
Peak Gain -1.0 dBi typical
Return Loss 10.0 dB typical

Document Number: 002-23238 Rev. PRELIMINARY Page 14 of 45

PRELIMINARY

CYBT-423028-02

Bluetooth Baseband Core

The Bluetooth Baseband Core (BBC) implements all of the time-critical functions required for high-performance Bluetooth operation.
The BBC manages the buffering, segmentation, and routing of data for all connections. It prioritizes and schedules all RX/TX activities
including adv, paging, scanning, and servicing of connections. In addition to these functions, it independently handles the host
controller interface (HCI) including all commands, events, and data flowing over HCI. The core also handles symbol timing, forward
error correction (FEC), header error control (HEC), cyclic redundancy check (CRC), authentication, data encryption/decryption, and
data whitening/dewhitening.

Bluetooth 4.0 Features

The CYBT-423028-02 supports all Bluetooth 4.0 features, with the following benefits:

n Dual-mode Bluetooth low energy (BT and BLE operation)

n Extended inquiry response (EIR): Shortens the time to retrieve the device name, specific profile, and operating mode.

n Encryption pause resume (EPR): Enables the use of Bluetooth technology in a much more secure environment.

n Sniff subrating (SSR): Optimizes power consumption for low duty cycle asymmetric data flow, which subsequently extends battery life.

n Secure simple pairing (SSP): Reduces the number of steps for connecting two devices, with minimal or no user interaction required.

n Link supervision time out (LSTO): Additional commands added to HCI and Link Management Protocol (LMP) for improved link

time-out supervision.

n Quality of service (QoS) enhancements: Changes to data traffic control, which results in better link performance. Audio, human

interface device (HID), bulk traffic, and SCO are improved with the erroneous data (ED) and packet boundary flag (PBF) enhance­ments.

Bluetooth 4.1 Features

The CYBT-423028-02 supports the following Bluetooth v4.1 features:

n Secure connections for BR

n Fast advertising interval

n Piconet clock adjust

n Connectionless broadcast

n Low energy (LE) privacy v1.1

n Low duty cycle directed advertising

n LE dual mode topology

Bluetooth 4.2 and 5.0 Features

The CYBT-423028-02 supports the following Bluetooth v4.2 and v5.0 features:

n LE data packet length extension

n LE secure connections

n Link layer privacy

n Enables Bluetooth Smart sensors to access the Internet directly via IPv6/6LoWPAN

n LE 2Mbps

Document Number: 002-23238 Rev. PRELIMINARY Page 15 of 45

PRELIMINARY

CYBT-423028-02

Power Management Unit

Figure 10 shows the CYBT-423028-02 power management unit (PMU) block diagram. The CYBT-423028-02 includes an integrated

buck regulator, a bypass LDO, a capless LDO, for digital circuits and 1.2V LDO for RF. The bypass LDO automatically takes over from
the buck once Vbat supply falls below 2.1V. The voltage levels shown in this figure are the default settings; the firmware may change
voltage levels based on operating conditions.

Figure 10. Default Usage Mode

Document Number: 002-23238 Rev. PRELIMINARY Page 16 of 45

PRELIMINARY

CYBT-423028-02

Integrated Radio Transceiver

The CYBT-423028-02 has an integrated radio transceiver that has been designed to provide low power operation in the globally
available 2.4 GHz unlicensed ISM band. It is fully compliant with Bluetooth Radio Specification 3.0 and meets or exceeds the require­ments to provide the highest communication link quality of service.

Transmitter Path

CYBT-423028-02 features a fully integrated transmitter. The baseband transmit data is GFSK modulated in the 2.4 GHz ISM band.

Digital Modulator

The digital modulator performs the data modulation and filtering required for the GFSK signal. The fully digital modulator minimizes
any frequency drift or anomalies in the modulation characteristics of the transmitted signal.

Power Amplifier

The CYBT-423028-02 has an integrated power amplifier (PA) that can transmit up to +4 dBm for class 2 operation.

Receiver Path

The receiver path uses a low IF scheme to downconvert the received signal for demodulation in the digital demodulator and bit
synchronizer. The receiver path provides a high degree of linearity, and an extended dynamic range to ensure reliable operation in
the noisy 2.4 GHz ISM band. The front-end topology, which has built-in out-of-band attenuation, enables the CYBT-423028-02 to be
used in most applications without off-chip filtering.

Digital Demodulator and Bit Synchronizer

The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency tracking and bit
synchronization algorithm.

Receiver Signal Strength Indicator

The radio portion of the CYBT-423028-02 provides a receiver signal strength indicator (RSSI) to the baseband. This enables the
controller to take part in a Bluetooth power-controlled link by providing a metric of its own receiver signal strength to determine whether
the transmitter should increase or decrease its output power.

Local Oscillator

The local oscillator (LO) provides fast frequency hopping (1600 hops/second) across the 79 maximum available channels. The
CYBT-423028-02 uses an internal loop filter.

Document Number: 002-23238 Rev. PRELIMINARY Page 17 of 45

PRELIMINARY

CYBT-423028-02

Microcontroller Unit

The CYBT-423028-02 includes a Cortex M4 (CM4) that can run at 96 MHz. The CM4 also includes a single precision IEEE-754
compliant floating point unit (FPU). For details on the CM4 or the FPU please see the Cortex M4 manual. A standard serial wire debug
(SWD) interface provides support for debugging.

The CM4 runs the BT layers as well as any application code. 2 Mbytes of attached ROM have the core firmware as well as various
stack layers. 512 KBytes of RAM provide data storage and also the ability to run patch and application code. Additionally, 1 MByte of
flash provide storage for configuration data and also support direct execution of application code and patches. The inclusion of core
FW, stack layers and various libraries in the on-board ROM allow for most of the flash and RAM to be used for data and application
code.

Please see the firmware section for details on the architecture and layers that are included in the ROM.

On-Chip Flash

The silicon device used in the CYBT-423028-02 module includes 1 MB of on-chip flash. This flash can be used for direct program
execution or for non-volatile data. Typical usage for the on-chip flash includes:

n Chip configuration

n Patches

n Peer addresses and link keys

n Application code

n Application non-volatile data

n Product information

External Reset

An external active-low reset signal, XRES, can be used to put the CYBT-423028-02 in the reset state. An external voltage detector
reset IC with 50 ms delay is recommended on the XRES connection. The XRES must only be released after the VDDO supply volt­age level has been stabilized for 50 ms.

Figure 11. Reset Timing

Document Number: 002-23238 Rev. PRELIMINARY Page 18 of 45

PRELIMINARY

CYBT-423028-02

Peripheral and Communication Interfaces

I2C

The CYBT-423028-02 provides a 2-pin I2C compatible master interface to communicate with I2C compatible peripherals. The following
transfer clock rates are supported are:

n 100 kHz

n 400 kHz

n 800 kHz (Not a standard I

n 1 MHz (Compatibility with high-speed I

The clock pin (SCL) and data pin (SDA) are both open-drain I/O pins. Pull-up resistors external to the CYBT-423028-02 are required
on both the SCL and SDA pins configured for I
insertion by either master or slave devices.

UART (HCI UART) Interface

The CYBT-423028-02 includes a UART interface for factory programming as well as when operating as a BT HCI device in a system
with an external host. The UART physical interface is a standard, 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates
from 115200 bps to 3 Mbps typical rates are 115200, 921600, 1500000, and 3,000,000 bps although intermediate speeds are also
available. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command.
The CYBT-423028-02 UART operates correctly with the host UART as long as the combined baud rate error of the two devices is
within ±5%. The CYBT-423028-02 has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support enhanced data rates. The
interface supports the Bluetooth UART HCI (H4) specification. The default baud rate for H4 is 115.2 kbaud.

The CYBT-423028-02 can wake up the host as needed or allow the host to sleep via the HOST_WAKE signal (Pad 2). HOST_WAKE
signals can be enabled via a vendor specific command.

The FW UART driver allows applications to select different baud rates.

2

C-compatible speed)

2

C-compatible devices is not guaranteed)

2

C operation. Cypress BSC does not support multimaster capability or flexible wait-state

Table 8. Common Baud Rate Examples, 24 MHz Clock

Baud Rate (bps) DHBR DLBR Mode Error (%)

3M 0xFF 0xF8 High rate 0.00
2M 0XFF 0XF4 High rate 0.00

1.5M 0X00 0XFF Normal 0.00
1M 0x44 0xFF Normal 0.00

921600 0x55 0xFF Normal 0.16
460800 0x22 0xFD Normal 0.16
230400 0x44 0xFA Normal 0.16
115200 0x00 0xF3 Normal 0.16

38400 0x01 0xD9 Normal 0.00

Peripheral UART Interface

The CYBT-423028-02 has a second UART that may be used to interface to peripherals. This peripheral UART is accessed through
the optional I/O ports, which can be configured individually and separately for each functional pin. The CYBT-423028-02 can map the
peripheral UART to any GPIO. The Peripheral UART functions the same as the HCI UART, but with a 256-byte transmit and receive
FIFO.

Serial Peripheral Interface

The CYBT-423028-02 has two independent SPI interfaces. Both interfaces support Single, Dual, and Quad mode SPI operations as
well as MIPI DBI-C Interface. Either interface can be a master or a slave. SPI2 can support only one slave. SPI1 has a 1024 byte
transmit and receive buffer which is shared with the host UART interface. SPI2 has a dedicated 256 byte transmit and recieve buffer.
To support more flexibility for user applications, the CYBT-423028-02 has optional I/O ports that can be configured individually for
each functional pin.

SPI IO voltage depends on VDD.

Document Number: 002-23238 Rev. PRELIMINARY Page 19 of 45

PRELIMINARY

CYBT-423028-02

32 kHz Crystal Oscillator

The CYBT-423028-02 utlizes the built-in Local Oscillator (LO) on the CYW20719 silicon device for 32kHz timing. The accuracy of the
LO is +/- 500 ppm. The use of an external XTAL oscillator is optional. CYBT-423028-02 includes external XTAL oscilator connections
for applications requiring higher timing accuracy. Figure 12 shows an external 32 kHz XTAL oscillator with external components and

Ta bl e 9 lists the the recommended external oscillator’s characteristics. This oscillator input can be operated with a 32 kHz or 32.768

kHz crystal oscillator or be driven with a clock input at similar frequency. The default component values are: R1 = 10 MΩ and C1 =
C2 = ~6 pF. The values of C1 and C2 are used to fine-tune the oscillator.

Figure 12. 32 kHz Oscillator Block Diagram

Table 9. XTAL Oscillator Characteristics

Parameter Symbol Conditions Minimum Ty pical Maximum Unit

Output frequency F
Frequency tolerance – Crystal-dependent – 100 – ppm
Start-up time T
XTAL drive level P
XTAL series resistance R
XTAL shunt capacitance C

oscout

startup

drv

series

shunt

For crystal selection – – 0.5 μW
For crystal selection – – 70 kΩ
For crystal selection – – 2.2 pF

– – 32.768 – kHz

– – 500 – ms

Document Number: 002-23238 Rev. PRELIMINARY Page 20 of 45

PRELIMINARY

CYBT-423028-02

ADC Port

The ADC is a

Σ-Δ

ADC core designed for audio (13 bits) and DC (10 bits) measurement. It operates at a 12 MHz and has 11 solder
pad connections that can act as input channels. The internal bandgap reference has ±5% accuracy without calibration. Calibration
and digital correction schemes can be applied to reduce ADC absolute error and improve measurement accuracy in DC mode.

The following CYBT-423028-02 module solder pads can be used as ADC inputs:

n

Pad 12: P33, ADC Input Channel 6

n

Pad 15: P38, ADC Input Channel 1

n

Pad 16: P34/P35/P36, ADC Input Channels 5/4/3 respectively; NOTE: only one ADC input on this solder pad can be active at a
given time.

n

Pad 17: P1, ADC Input Channel 28

n

Pad 18: P0, ADC Input Channel 29

n

Pad 19: P29, ADC Input Channel 10

n

Pad 20: P13/P23/28, ADC Input Channels 22/12/11 respectively; NOTE: only one ADC input on this solder pad can be active at a
given time.

Pad 21: P10/P11, ADC Input Channels 25/24 respectively; NOTE: only one ADC input on this solder pad can be active at a given time.

n

Pad 22: P17, ADC Input Channel 18

n

n

Pad 25: P16, ADC Input Channel 19

n

Pad 26: P15, ADC Input Channel 20

GPIO Ports

The CYBT-423028-02 has a maximum of 17 general-purpose I/Os (GPIOs). All GPIOs support programmable pull-ups and pull-downs
with an internal pull-up/pull-down resistor value of ~45 Kohm. All GPIOs are capable of sourcing or sinking up to 8 mA at 3.3V or 4
mA at 1.8V. Pad 14 (P26) and Pad 19 (P29) are capable of driving up to 16 mA at 3.3V or 8 mA at 1.8V and include PWM functionality
for LED dimming.

n

The following GPIOs are available on the CYBT-423028-02 module:

p

P0-P2, P4, P6, P7, P16, P17, P25, P26, P29, P33, and P38
P10/P11 (Double bonded connection on the CYBT-423028-02 module, only one of two is available)

p

P13/P23/P28 (Triple bonded connection on the CYBT-423028-02 module, only one of three is available)

p

p

P15/XTALI_32K (Double bonded pin on the CYBT-423028-02 module, only one of two is available)

p

P34/P35/P36 (Triple bonded pin on the CYBT-423028-02 module, only one of three is available)

p

P19, P20 and P39 are reserved for system use. Please do not use those 3 GPIOs.

On double and triple bonded connections, only one of the connections can be used at a given time. When a certain GPIO is selected,
the other GPIOs bonded to the same connection must be configured to input with output disable.

PWM

The CYBT-423028-02 has six internal PWMs. The PWM module consists of the following:

PWM0–5. Each of the six PWM channels contains the following registers:

n

16-bit initial value register (read/write)

p

p

16-bit toggle register (read/write)
16-bit PWM counter value register (read)

p

n

PWM configuration register shared among PWM0–5 (read/write). This 18-bit register is used:

p To configure each PWM channel

To select the clock of each PWM channel

p

p

To change the phase of each PWM channel

Figure 13 shows the structure of one PWM.

Page 21 of 45Document Number: 002-23238 Rev. PRELIMINARY

PRELIMINARY

CYBT-423028-02

Figure 13. PWM Block Diagram

PDM Microphone

The CYBT-423028-02 accepts a ΣΔ-based one-bit pulse density modulation (PDM) input stream and outputs filtered samples at either
8 kHz or 16 kHz sampling rates. The PDM signal derives from an external kit that can process analog microphone signals and generate
digital signals. The digital signal passes through the chip IO and MUX inputs using an auxADC signal. The PDM shares the filter path
with the auxADC. Two types of data rates can be supported:

n 8 kHz

n 16 kHz

The external digital microphone takes in a 2.4 MHz clock generated by the CYBT-423028-02 and outputs a PDM signal which is
registered by the PDM interface with either the rising or falling edge of the 2.4 MHz clock selectable through a programmable control
bit. The design can accommodate two simultaneous PDM input channels, so stereo voice is possible.

I2S Interface

The CYBT-423028-02 supports a single I2S digital audio port. with both master and slave modes. The I2S signals are:

2

n I

S Clock: I2S SCK

2

n I

S Word Select: I2S WS

2

n I

S Data Out: I2S DO

2

n I

S Data In: I2S DI

2

I

S SCK and I2S WS become outputs in master mode and inputs in slave mode, while I2S DO always stays as an output. The channel
word length is 16 bits and the data is justified so that the MSN of the left-channel data is aligned with the MSB of the I
Specifications. The MSB of each data word is transmitted one bit clock cycle after the I
edge of bit clock. Left Channel data is transmitted when I
Data bits sent by the CYBT-423028-02 are synchronized with the falling edge of I
the rising edge of the I

2

S SCK.

2

S WS is low, and right-channel data is transmitted when I2S WS is high.

2

S WS transition, synchronous with the falling

2

S SCK and should be sampled by the receiver on

NOTE: The PCM interface shares HW with the I2S interface and only one can be used at a given time.

2

S bus, per I2S

Document Number: 002-23238 Rev. PRELIMINARY Page 22 of 45

PRELIMINARY

CYBT-423028-02

PCM Interface

The CYBT-423028-02 includes a PCM interface that can connect to linear PCM codec devices in master or slave mode. In master
mode, the CYBT-423028-02 generates the PCM_CLK and PCM_SYNC signals. In slave mode, these signals are provided by another
master on the PCM interface and are inputs to the CYBT-423028-02.The configuration of the PCM interface may be adjusted by the
host through the use of vendor-specific HCI commands.

NOTE: The PCM interface shares HW with the I

Slot Mapping

The CYBT-423028-02 supports up to three simultaneous full-duplex SCO or eSCO channels through the PCM Interface. These three
channels are time-multiplexed onto the single PCM interface by using a time-slotting scheme where the 8 kHz or 16 kHz audio sample
interval is divided into as many as 16 slots. The number of slots is dependent on the selected interface rate (128 kHz, 512 kHz, or
1024 kHz). The corresponding number of slots for these interface rate is 1, 2, 4, 8, and 16, respectively. Transmit and receive PCM
data from an SCO channel is always mapped to the same slot. The PCM data output driver tristates its output on unused slots to allow
other devices to share the same PCM interface signals. The data output driver tristates its output after the falling edge of the PCM
clock during the last bit of the slot.

Frame Synchronization

The CYBT-423028-02 supports both short- and long-frame synchronization in both master and slave modes. In short frame synchro­nization mode, the frame synchronization signal is an active-high pulse at the audio frame rate that is a single-bit period in width and
is synchronized to the rising edge of the bit clock. The PCGM slave looks for a high on the falling edge of the bit clock and expects
the first bit of the first slot to start at the next rising edge of the clock. In long-frame synchronization mode, the frame synchronization
signal is again an active-high pulse at the audio frame rate; however, the duration is three bit periods and the pulse starts coincident
with the first bit of the first slot.

Data Formatting

The CYBT-423028-02 may be configured to generate and accept several different data formats. For conventional narrow band speech
mode, the CYBT-423028-02 uses 13 of the 16 bits in each PCM frame. The location and order of these 13 bits can be configured to
support various data formats on the PCM interface. The remaining three bits are ignored on the input and may be filled with 0s, 1s, a
sign bit, or a programmed value on the output. The default format is 13-bit 2’s complement data, left justified, and clocked MSB first.

2

S interface and only one can be used at a given time.

Burst PCM Mode

In this mode of operation, the PCM bus runs at a significantly higher rate of operation to allow the host to duty cycle its operation and
save current. In this mode of operation, the PCM bus can operate at a rate of up to 24 MHz. This mode of operation is initiated with
an HCI command from the host.

Security Engine

The CYBT-423028-02 includes a hardware security accelerator which greatly decreases the time required to perform typical security
operations. Access to the hardware block is provided via a firmware interface (see firmware documentation for details).Thie security
engine includes:

n Public key acceleration (PKA) cryptography

n AES-CTR/CBC-MAC/CCM acceleration

n SHA2 message hash and HMAC acceleration

n RSA encryption and decryption of modulus sizes up to 2048 bits

n Elliptic curve Diffie-Hellman in prime field GF(p)

Random Number Generator

This hardware block is used for key generation for Bluetooth.
Note: Availability for use by the application is subject to the support in WICED Studio.
Note: The Random Number Generator block must be warmed up prior to use. A delay of 500 ms from cold boot is necessary prior to

using the Random Number Generator.

Document Number: 002-23238 Rev. PRELIMINARY Page 23 of 45

PRELIMINARY

CYBT-423028-02

Power Modes

The CYBT-423028-02 support the following HW power modes are supported:

n Active mode: Normal operating mode in which all peripherals are available and the CPU is active.

n Idle mode: In this mode, the CPU is in Wait for Interrupt (WFI) and the HCLK, which is the high frequency clock derived from the

main crystal oscillator, is running at a lower clock speed. Other clocks are active and the state of the entire chip is retained.

n PDS mode: PDS mode is an extension of the PMU Sleep wherein most of the peripherals such as UART, and SPI are turned off.

The entire memory is retained, and on wakeup the execution resumes from where it was paused.

n Shut Down Sleep (SDS): Everything is turned off except IO Power Domain, RTC, and the LPO. The device can come out of this

mode either due to BT activity or an external interrupt. Before going into this mode, the application can store some bytes of data
into the Always On RAM (AON). When the device comes out of this mode, the data from AON is restored. After waking from SDS,
the application will start from the beginning (warmboot) and has to restore its state based on information stored in AON. In the SDS
mode, a single BT task with no data activity, such as an ACL connection, BLE connection, or BLE advertisement can be performed.

n HIDOFF (Timed-Wake) mode: The device can enter this mode asynchronously. That is, the application can force the device into

this mode at any time. IO Power Domain, RTC, and the LPO are the only active blocks. A timer that runs off the LPO is used to
wake the device up after a predetermined fixed time. This mode requires the use of an external XTAL oscillator.

n HID-OFF (External Interrupt Waked) mode: This mode is similar to Timed-Wake, but in HID-OFF mode, the LPO and RTC are

turned off. The only wakeup source in HID-OFF mode is an external interrupt.

Firmware

The CYBT-423028-02 ROM firmware runs on a real time operating system and handles the programming and configuration of all
on-chip hardware functions. This include the BT/LE baseband, LM, HCI, GATT, ATT, L2CAP and SDP layers. The ROM includes
drivers for on-chip peripherals. In addition, the ROM also handles on-chip power management functions including transitions between
different power modes.

The CYBT-423028-02 is supported by the Cypress WICED Studio platform. WICED releases provide the latest ROM patches, drivers,
and sample applications allowing customized applications using the CYBT-423028-02 to be built quickly and efficiently.

Please refer to WICED documentation for details on the firmware architecture and how to write applications/profiles using the
CYBT-423028-02.

Document Number: 002-23238 Rev. PRELIMINARY Page 24 of 45

PRELIMINARY

CYBT-423028-02

Electrical Characteristics

The absolute maximum ratings in the following table indicate levels where permanent damage to the device can occur, even if these
limits are exceeded for only a brief duration. Functional operation is not guaranteed under these conditions. Operation at absolute
maximum conditions for extended periods can adversely affect long-term reliability of the device.

Table 10. Silicon Absolute Maximum Ratings

Requirement Parameter

Maximum Junction Temperature – – 125 °C
VDD IO –0.5 – 3.795 V
VDD RF –0.5 – 1.38 V
VDDBAT3V –0.5 – 3.795 V
DIGLDO_VDDIN1P5 –0.5 – 1.65 V
RFLDO_VDDIN1P5 –0.5 – 1.65 V
PALDO_VDDIN_5V –0.5 – 3.795 V
MIC_AVDD –0.5 – 3.795 V

Table 11. ESD/Latchup

Requirement Parameter

ESD Tolerance HBM (Silicon) –2000 – 2000 V
ESD Tolerance CDM (Silicon) –500 – 500 V
ESD Tolerance CDM (Silicon, Corners) –750 – 750 V
Latch-up – 200 – mA

Table 12. Power Supply Specifications

Min. Nom. Max.

Min. Nom. Max.

Specification

Specification

Unit

Unit

Parameter Conditions Min. Typical Max. Unit

VDD input Module Input 1.76 3.3 3.63 V
VDD Ripple Module Input – – 100 mV
VBAT Input Internal to Module (not accessible) 1.62 3.3 3.6 V
PMU turn-on time VBAT is ready. – – 300 μs

The CYBT-423028-02 uses an onboard low voltage detector to shut down the part when supply voltage (VDD) drops below operating
range.

Table 13. Power Supply Specifications

Parameter Min. Typical Max. Unit

V

SHUT

Document Number: 002-23238 Rev. PRELIMINARY Page 25 of 45

1.625 1.7 1.76 V

PRELIMINARY

CYBT-423028-02

Core Buck Regulator

Table 14. Silicon Core Buck Regulator

Parameter Conditions Min. Typ. Max. Unit

Input supply voltage DC, VBAT DC voltage range inclusive of disturbances 1.76 3.0 3.63 V
CBUCK output current LPOM only – – 65 mA
Output voltage range Programmable, 30mV/step

default = 1.2V (bits=0000)

Output voltage DC accuracy Includes load and line regulation

LPOM efficiency (high load) – 85 – %
LPOM efficiency (low load) – 80 – %
Input supply voltage ramp-up time 0 to 3.3V 40 – – ?s

n Minimum capacitor value refers to residual capacitor value after taking into account part-to-part tolerance, DC-bias, temperature,

and aging.

n Maximum capacitor value refers to the total capacitance seen at a node where the capacitor is connected. This also includes any

decoupling capacitors connected at the load side, if any.

1.21.261.5 V

–2 – +2 %

Digital LDO

Table 15. Digital LDO

Parameter Conditions Min. Typ. Max. Unit

Input supply voltage, Vin Minimum Vin=Vo+0.12V requirement must be

met under maximum load.
Nominal output voltage,Vo Internal default setting – 1.1 – V
Dropout voltage At maximum load – – 120 mV

1.2 1.2 1.6 V

RF LDO

Table 16. RF LDO

Parameter Conditions Min. Typ. Max. Unit

Input supply voltage, Vin Min Vin=Vo+0.15V = 1.35V (for Vo=1.2V)

Dropout voltage requirement must be met under

maximum load.
External Input supply voltage RF LDO supplied via external supply – 1.35 – V
Nominal output voltage,Vo Internal default bit setting 000 – 1.2 – V
Dropout voltage At maximum load – – 150 mV
Output current Operating Voltage range 0.1 – 25 mA
Quiescent current No load – 44 – μA

In-rush current Vin=Vo+0.15V to 1.5V, Co=2.2 μF, no load – – 100 mA

Note: Minimum capacitor value refers to residual capacitor value after taking into account part-to-part tolerance, DC-bias,
temperature, and aging.

1.21.261.5 V

Document Number: 002-23238 Rev. PRELIMINARY Page 26 of 45

PRELIMINARY

CYBT-423028-02

Digital I/O Characteristics

Table 17. Digital I/O Characteristics

Characteristics Symbol Minimum Ty pica l Maximum Unit

Input low voltage (VDD = 3V) V
Input high voltage (VDD = 3V) V
Input low voltage (VDD = 1.8V) V
Input high voltage (VDD = 1.8V) V
Output low voltage V
Output high voltage V
Input low current I
Input high current I
Output low current (VDD = 3V, V
Output low current (VDD = 3V, V

= 0.4V) I

OL

= 1.8V) I

OL

Output high current (VDD = 3V, VOH = 2.6V) I
Output high current (VDD = 1.8V, V

= 1.4V) I

OH

Input capacitance C

IL

IH

IL

IH

OL

OH

IL

IH

OL

OL

OH

OH

IN

––0.8V

2.0 – – V
––0.6V

1.1 – – V
––0.4V

VDDO – 0.4V – – V

––1.0μA
––1.0μA
––2.0mA
––2.0mA
––4.0mA
––2.0mA
––0.4pF

Bluetooth Silicon Current Consumption

In Table 18, current consumption measurements are taken at module input VDD = 3.0V.

Table 18. SIlicon Current Consumption BT/LE

Operational Mode Conditions Typ ica l Unit

HCI 48 MHz with Pause 1.1 mA

48 MHz Without Pause 2.2 mA
RX Continuous RX 5.9 mA
TX Continuous TX - 0 dBm 5.6 mA
PDS 61 μA
HID-Off (SDS) 32 KHz xtal and 16 KB Retention RAM on 1.6 μA
Advertising Unconnectable - 1 sec 14 μA

Connectable Undirected - 1 sec 17 μA
LE Connection - SDS Master - 1 sec TBD μA

Slave - 1 sec TBD μA
Page Scan - PDS Interlaced - R1 122 μA
Sniff - PDS 500 ms Sniff, 1 attempt, 0 timeout - Master 132 μA

500 ms Sniff, 1 attempt, 0 timeout - Slave 138 μA
Bi-Directional Data Exchange Continuous DM5 or DH5 packets - Master or Slave 6.9 mA

Document Number: 002-23238 Rev. PRELIMINARY Page 27 of 45

PRELIMINARY

CYBT-423028-02

Chipset RF Specifications

Ta bl e 1 9 and Table 20 apply to single-ended industrial temperatures. Unused inputs are left open.

Table 19. Chipset Receiver RF Specifications

Parameter Mode and Conditions Min Typ Max Unit

Receiver Section
Frequency range – 2402 – 2480 MHz
RX sensitivity GFSK, BDR GFSK 0.1% BER, 1 Mbps – –92.0
Maximum input – –20 – – dBm
Interference Performance
C/I cochannel GFSK, BDR GFSK 0.1% BER
C/I 1 MHz adjacent channel GFSK, BDR GFSK 0.1% BER
C/I 2 MHz adjacent channel GFSK, BDR GFSK 0.1% BER
C/I ≥ 3 MHz adjacent channel GFSK, BDR GFSK 0.1% BER
C/I image channel GFSK, BDR GFSK 0.1% BER
C/I 1 MHz adjacent to image channel GFSK, BDR GFSK 0.1% BER
Out-of-Band Blocking Performance (CW)

c

2

b

b

3

b

b

11.0 – – dB

0.0 – – dB
–30.0 – – dB
–40.0 – – dB

–9.0 – – dB

–20.0 – – dB

30 MHz to 2000 MHz BDR GFSK 0.1% BER – –10.0 – dBm
2000 MHz to 2399 MHz BDR GFSK 0.1% BER – –27 – dBm
2498 MHz to 3000 MHz BDR GFSK 0.1% BER – –27 – dBm
3000 MHz to 12.75 GHz BDR GFSK 0.1% BER – –10.0 – dBm
Intermodulation Performance

4

BT, interferer signal level BDR GFSK 0.1% BER – – –39.0 dBm
Spurious Emissions
30 MHz to 1 GHz – – – –57.0 dBm
1 GHz to 12.75 GHz – – – –55.0 dBm

1

–dBm

1. The receiver sensitivity is measured at BER of 0.1% on the device interface.

2. Desired signal is 10 dB above the reference sensitivity level (defined as –70 dBm).

3. Desired signal is 3 dB above the reference sensitivity level (defined as –70 dBm).

4. Desired signal is -64 dBm Bluetooth-modulated signal, interferer 1 is –39 dBm sine wave at frequency f1, interferer 2 is –39 dBm
Bluetooth-modulated signal at frequency f2, f0 = 2*f1 – f2, and |f2 – f1| = n*1 MHz, where n is 3, 4, or 5. For the typical case, n = 4.

Document Number: 002-23238 Rev. PRELIMINARY Page 28 of 45

PRELIMINARY

CYBT-423028-02

Table 20. Chipset Transmitter RF Specifications

Parameter Min Typ Max Unit

Transmitter Section
Frequency range 2402 – 2480 MHz
Class 2: GFSK Tx power – 2.0 4.0 dBm
20 dB bandwidth – 930 1000 kHz
Adjacent Channel Power
|M – N| = 2 – – –20 dBm
|M – N| ≥ 3 – – –40 dBm
Out-of-Band Spurious Emission
30 MHz to 1 GHz – – –36.0 dBm
1 GHz to 12.75 GHz – – –30.0 dBm

1.8 GHz to 1.9 GHz – – –47.0 dBm

5.15 GHz to 5.3 GHz – – –47.0 dBm
LO Performance
Initial carrier frequency tolerance –75 – +75 kHz
Frequency Drift
DH1 packet –25 – +25 kHz
DH3 packet –40 – +40 kHz
DH5 packet –40 – +40 kHz
Drift rate –20 20 kHz/50 µs
Frequency Deviation
Average deviation in payload

(sequence used is 00001111)
Maximum deviation in payload

(sequence used is 10101010)
Channel spacing – 1 – MHz

140 – 175 kHz

115 – – k Hz

Table 21. BLE Silicon RF Specifications

Parameter Conditions Minimum Ty pical Maximum Unit

Frequency range N/A 2402 – 2480 MHz
Rx sensitivity

Tx power N/A – 2.0 4.0 dBm
Mod Char: Delta F1 average N/A 225 255 275 kHz
Mod Char: Delta F2 max
Mod Char: Ratio N/A 0.8 0.95 – %

1. Dirty Tx is Off.

2. At least 99.9% of all delta F2 max frequency values recorded over 10 packets must be greater than 185 kHz.

Document Number: 002-23238 Rev. PRELIMINARY Page 29 of 45

1

2

GFSK, BDR GFSK 0.1% BER 0.1%
BER, 1 Mbps

N/A 99.9 – – %

––95.5– dBm

PRELIMINARY

CYBT-423028-02

Timing and AC Characteristics

In this section, use the numbers listed in the Reference column of each table to interpret the following timing diagrams.

UART Timing

Table 22. UART Timing Specifications

Reference Characteristics Min. Ty p. Max. Unit

1 Delay time, UART_CTS_N low to UART_TXD valid. – – 1.50 Bit periods
2 Setup time, UART_CTS_N high before midpoint of stop bit. – – 0.67 Bit periods
3 Delay time, midpoint of stop bit to UART_RTS_N high. – – 1.33 Bit periods

Figure 14. UART Timing

SPI Timing

The SPI interface can be clocked up to 24 MHz.

Ta bl e 2 3 and Figure 15 show the timing requirements when operating in SPI Mode 0 and 2.

Table 23. SPI Mode 0 and 2

Reference Characteristics Min. Max. Unit

1 Time from master assert SPI_CSN to first clock edge 45 – ns
2 Hold time for MOSI data lines 12
3 Time from last sample on MOSI/MISO to slave deassert SPI_INT 0 100 ns
4 Time from slave deassert SPI_INT to master deassert SPI_CSN 0 – ns
5 Idle time between subsequent SPI transactions 1 SCK – ns

Document Number: 002-23238 Rev. PRELIMINARY Page 30 of 45

½ SCK ns

PRELIMINARY

CYBT-423028-02

Figure 15. SPI Timing, Mode 0 and 2

Ta bl e 2 4 and Figure 16 show the timing requirements when operating in SPI Mode 1 and 3.

Table 24. SPI Mode 1 and 3

Reference Characteristics Min. Max. Unit

1 Time from master assert SPI_CSN to first clock edge 45 – ns
2 Hold time for MOSI data lines 12
3 Time from last sample on MOSI/MISO to slave deassert SPI_INT 0 100 ns
4 Time from slave deassert SPI_INT to master deassert SPI_CSN 0 – ns
5 Idle time between subsequent SPI transactions 1 SCK – ns

½ SCK ns

Document Number: 002-23238 Rev. PRELIMINARY Page 31 of 45

PRELIMINARY

CYBT-423028-02

Figure 16. SPI Timing, Mode 1 and 3

BSC Interface Timing

The specifications in Table 25 references Figure 17.

Table 25. BSC Interface Timing Specifications (up to 1 MHz)

Reference Characteristics Minimum Maximum Unit

1 Clock frequency – 100 kHz

400
800

1000
2 START condition setup time 650 – ns
3 START condition hold time 280 – ns
4 Clock low time 650 – ns
5 Clock high time 280 – ns
6 Data input hold time
7 Data input setup time 100 – ns
8 STOP condition setup time 280 – ns
9 Output valid from clock – 400 ns

10 Bus free time

1. As a transmitter, 125 ns of delay is provided to bridge the undefined region of the falling edge of SCL to avoid unintended generation
of START or STOP conditions.

2. Time that the CBUS must be free before a new transaction can start.

1

2

0 – ns

650 – ns

Document Number: 002-23238 Rev. PRELIMINARY Page 32 of 45

PRELIMINARY

CYBT-423028-02

Figure 17. BSC Interface Timing Diagram

Document Number: 002-23238 Rev. PRELIMINARY Page 33 of 45

PRELIMINARY

CYBT-423028-02

Table 26. Timing for I2S Transmitters and Receivers

Transmitter Receiver

Min Max Min Max Min Max Min Max

Clock Period T T

tr

–––Tr–––

Master Mode: Clock generated by transmitter or receiver

HIGH t

LOWt

HC

LC

0.35T

0.35T

tr

tr

– – – 0.35T

– – – 0.35T

Slave Mode: Clock accepted by transmitter or receiver

HIGH t

HC

LOW t

LC

Rise time t

Delay t

dtr

Hold time t

Setup time t

Hold time t

RC

htr

sr

hr

–0.35Ttr–––0.35Ttr––

–0.35Ttr–––0.35Ttr––

– – 0.15T

–––0.8T––––

0–––––––

––––0.2Ttr–––

––––0.2Ttr–––

tr

Transmi tter

Receiver

NotesLower LImit Upper Limit Lower Limit Upper Limit

tr

tr

–––

–––

––– –

1

2

2

3

3

4

5

4

6

6

1. The system clock period T must be greater than Ttr and Tr because both the transmitter and receiver have to be able to handle the data transfer
rate.

2.At all data rates in master mode, the transmitter or receiver generates a clock signal with a fixed mark/space ratio. For this reason, t

are specified with respect to T.

t

LC

HC

and

3.In slave mode, the transmitter and receiver need a clock signal with minimum HIGH and LOW periods so that they can detect the signal. So

long as the minimum periods are greater than 0.35T

4.Because the delay (t

result in t
or equal to zero, so long as the clock rise-time t

5. To allow data to be clocked out on a falling edge, the delay is specified with respect to the rising edge of the clock signal and T, always giving
the receiver sufficient setup time.

6. The data setup and hold time must not be less than the specified receiver setup and hold time.

not exceeding tRC which means t

dtr

) and the maximum transmitter speed (defined by Ttr) are related, a fast transmitter driven by a slow clock edge can

dtr

, any clock that meets the requirements can be used.

r

becomes zero or negative. Therefore, the transmitter has to guarantee that t

htr

is not more than t

RC

RCmax

, where t

is not less than 0.15Ttr.

RCmax

is greater than

htr

Document Number: 002-23238 Rev. PRELIMINARY Page 34 of 45

PRELIMINARY

CYBT-423028-02

Figure 18. I2S Transmitter Timing

2

Figure 19. I

S Receiver Timing

Document Number: 002-23238 Rev. PRELIMINARY Page 35 of 45

PRELIMINARY

CYBT-423028-02

Environmental Specifications

Note

4. This does not apply to the RF pins (ANT).

Environmental Compliance

This Cypress BLE module is produced in compliance with the Restriction of Hazardous Substances (RoHS) and Halogen-Free (HF)
directives. The Cypress module and components used to produce this module are RoHS and HF compliant.

RF Certification

The CYBT-423028-02 module is certified under the following RF certification standards:

n FCC: TBD

n ISED: TBD

n MIC: TBD

n CE

Safety Certification

The CYBT-423028-02 module complies with the following safety regulations:

n Underwriters Laboratories, Inc. (UL): Filing E331901

n CSA

n TUV

Environmental Conditions

Ta bl e 2 7 describes the operating and storage conditions for the Cypress BLE module.

Table 27. Environmental Conditions for CYBT-423028-02

Description Minimum Specification Maximum Specification

Operating temperature −30 °C 85 °C
Operating humidity (relative, non-condensation) 5% 85%
Thermal ramp rate
Storage temperature
Storage temperature and humidity

ESD: Module integrated into system Components

[4]

– 10 °C/minute

–40 °C 85 °C

– 110 °C at 85%

–

15 kV Air

2.0 kV Contact

ESD and EMI Protection

Exposed components require special attention to ESD and electromagnetic interference (EMI).
A grounded conductive layer inside the device enclosure is suggested for EMI and ESD performance. Any openings in the enclosure

near the module should be surrounded by a grounded conductive layer to provide ESD protection and a low-impedance path to ground.
Device Handling: Proper ESD protocol must be followed in manufacturing to ensure component reliability.

Document Number: 002-23238 Rev. PRELIMINARY Page 36 of 45

PRELIMINARY

CYBT-423028-02

Regulatory Information

FCC

FCC NOTICE:
The device CYBT-423028-02 complies with Part 15 of the FCC Rules. The device meets the requirements for modular transmitter

approval as detailed in FCC public Notice DA00-1407.transmitter Operation is subject to the following two conditions: (1) This device
may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause
undesired operation.

CAUTION:

The FCC requires the user to be notified that any changes or modifications made to this device that are not expressly approved by
Cypress Semiconductor may void the user's authority to operate the equipment.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules.
These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment
generates uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions,ê may cause
harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation.
If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment
off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

n Reorient or relocate the receiving antenna.

n Increase the separation between the equipment and receiver.

n Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.

n Consult the dealer or an experienced radio/TV technician for help

LABELING REQUIREMENTS:
The Original Equipment Manufacturer (OEM) must ensure that FCC labelling requirements are met. This includes a clearly visible

label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor FCC identifier for this product as well
as the FCC Notice above. The FCC identifier is FCC ID: TBD.

In any case the end product must be labeled exterior with “Contains FCC ID: TBD”.

ANTENNA WARNING:
This device is tested with a standard SMA connector and with the antenna listed in Table 7 on page 14. When integrated in the OEMs

product, this fixed antenna requires installation preventing end-users from replacing them with non-approved antennas. Any antenna
not in Table 7 on page 14 must be tested to comply with FCC Section 15.203 for unique antenna connectors and Section 15.247 for
emissions.

RF EXPOSURE:
To comply with FCC RF Exposure requirements, the Original Equipment Manufacturer (OEM) must ensure to install the approved

antenna in the previous.
The preceding statement must be included as a CAUTION statement in manuals, for products operating with the approved antennas

in Table 7 on page 14, to alert users on FCC RF Exposure compliance. Any notification to the end user of installation or removal
instructions about the integrated radio module is not allowed.

The radiated output power of CYBT-423028-02 with the integrated PCB trace antenna (FCC ID: TBD) is far below the FCC radio
frequency exposure limits. Nevertheless, use CYBT-423028-02 in such a manner that minimizes the potential for human contact
during normal operation.

End users may not be provided with the module installation instructions. OEM integrators and end users must be provided with
transmitter operating conditions for satisfying RF exposure compliance.

Document Number: 002-23238 Rev. PRELIMINARY Page 37 of 45

PRELIMINARY

CYBT-423028-02

ISED

Innovation, Science and Economic Development (ISED) Canada Certification

CYBT-423028-02 is licensed to meet the regulatory requirements of Innovation, Science and Economic Development (ISED) Canada.
License: IC: TBD
Manufacturers of mobile, fixed or portable devices incorporating this module are advised to clarify any regulatory questions and ensure

compliance for SAR and/or RF exposure limits. Users can obtain Canadian information on RF exposure and compliance from

www.ic.gc.ca.

This device has been designed to operate with the antennas listed in Table 7 on page 14, having a maximum gain of -0.5 dBi. Antennas
not included in Table 7 on page 14 or having a gain greater than -0.5 dBi are strictly prohibited for use with this device. The required
antenna impedance is 50 ohms. The antenna used for this transmitter must not be co-located or operating in conjunction with any
other antenna or transmitter.

ISED NOTICE:
The device CYBT-423028-02 including the built-in trace antenna complies with Canada RSS-GEN Rules. The device meets the

requirements for modular transmitter approval as detailed in RSS-GEN. Operation is subject to the following two conditions: (1) This
device may not cause harmful interference, and (2) This device must accept any interference received, including interference that
may cause undesired operation.

L'appareil CYBT-423028-02, y compris l'antenne intégrée, est conforme aux Règles RSS-GEN de Canada. L'appareil répond aux
exigences d'approbation de l'émetteur modulaire tel que décrit dans RSS-GEN. L'opération est soumise aux deux conditions
suivantes: (1) Cet appareil ne doit pas causer d'interférences nuisibles, et (2) Cet appareil doit accepter toute interférence reçue, y
compris les interférences pouvant entraîner un fonctionnement indésirable.

ISED INTERFERENCE STATEMENT FOR CANADA
This device complies with Innovation, Science and Economic Development (ISED) Canada licence-exempt RSS standard(s).

Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any
interference, including interference that may cause undesired operation of the device.

Cet appareil est conforme à la norme sur l'innovation, la science et le développement économique (ISED) norme RSS exempte de
licence. L'exploitation est autorisée aux deux conditions suivantes : (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur
de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonction­nement.

ISED RADIATION EXPOSURE STATEMENT FOR CANADA
This equipment complies with ISED radiation exposure limits set forth for an uncontrolled environment.

Cet équipement est conforme aux limites d'exposition aux radiations ISED prévues pour un environnement incontrôlé.

LABELING REQUIREMENTS:
The Original Equipment Manufacturer (OEM) must ensure that ISED labelling requirements are met. This includes a clearly visible

label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor IC identifier for this product as well as
the ISED Notices above. The IC identifier is TBD. In any case, the end product must be labeled in its exterior with "Contains IC: TBD".

Le fabricant d'équipement d'origine (OEM) doit s'assurer que les exigences d'étiquetage ISED sont respectées. Cela comprend un
étiquette clairement visible à l'extérieur de l'enceinte OEM spécifiant l'identifiant Cypress Semiconductor IC approprié pour ce produit
ainsi que l'avis ISED ci-dessus. L'identificateur IC est TBD. En tout cas, le produit final doit être étiqueté dans son extérieur avec
"Contient IC: TBD".

e

Document Number: 002-23238 Rev. PRELIMINARY Page 38 of 45

PRELIMINARY

CYBT-423028-02

European Declaration of Conformity

Hereby, Cypress Semiconductor declares that the Bluetooth module CYBT-423028-02 complies with the essential requirements and
other relevant provisions of Directive 2014. As a result of the conformity assessment procedure described in Annex III of the Directive
2014, the end-customer equipment should be labeled as follows:

All versions of the CYBT-423028-02 in the specified reference design can be used in the following countries: Austria, Belgium, Cyprus,
Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta,
Poland, Portugal, Slovakia, Slovenia, Spain, Sweden, The Netherlands, the United Kingdom, Switzerland, and Norway.

MIC Japan

More Part Numbers is certified as a module with certification number TBD. End products that integrate More Part Numbers do not
need additional MIC Japan certification for the end product.

End product can display the certification label of the embedded module.

Document Number: 002-23238 Rev. PRELIMINARY Page 39 of 45

PRELIMINARY

CYBT-423028-02

Packaging

Table 28. Solder Reflow Peak Temperature

Module Part Number Package Maximum Peak Temperature Maximum Time at Peak Temperature No. of Cycles

CYBT-423028-02 28-pad SMT 260 °C 30 seconds 2

Table 29. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Module Part Number Package MSL

CYBT-423028-02 28-pad SMT MSL 3

The CYBT-423028-02 is offered in tape and reel packaging. Figure 20 details the tape dimensions used for the CYBT-423028-02.

Figure 20. CYBT-423028-02 Tape Dimensions (TBD)

Figure 21 details the orientation of the CYBT-423028-02 in the tape as well as the direction for unreeling.

Figure 21. Component Orientation in Tape and Unreeling Direction (TBD)

Document Number: 002-23238 Rev. PRELIMINARY Page 40 of 45

PRELIMINARY

CYBT-423028-02

Figure 22 details reel dimensions used for the CYBT-423028-02.

Figure 22. Reel Dimensions

The CYBT-423028-02 is designed to be used with pick-and-place equipment in an SMT manufacturing environment. The
center-of-mass for the CYBT-423028-02 is detailed in Figure 23.

Figure 23. CYBT-423028-02 Center of Mass (TBD)

Document Number: 002-23238 Rev. PRELIMINARY Page 41 of 45

PRELIMINARY

CYBT-423028-02

Ordering Information

Ta bl e 3 0 lists the CYBT-423028-02 part number and features. Ta bl e 3 0 also lists the target program for the respective module ordering

codes. Ta bl e 3 1 lists the reel shipment quantities for the CYBT-423028-02.

Table 30. Ordering Information

Ordering Part

Number

CYBT-423028-02 96 1024 512 Yes Yes Yes Yes Yes 6 11 17 28-SMT Tape and Reel

Table 31. Tape and Reel Package Quantity and Minimum Order Amount

Description Minimum Reel Quantity Maximum Reel Quantity Comments

Reel Quantity
Minimum Order Quantity (MOQ)
Order Increment (OI)

The CYBT-423028-02 is offered in tape and reel packaging. The CYBT-423028-02 ships in a reel size of 500 units.

For additional information and a complete list of Cypress Semiconductor Bluetooth products, contact your local Cypress sales
representative. To locate the nearest Cypress office, visit our website.

U.S. Cypress Headquarters Address 198 Champion Court, San Jose, CA 95134
U.S. Cypress Headquarter Contact Info [phone]
Cypress website address http://www.cypress.com

Max CPU

Speed

(MHz)

Flash

Size

(KB)

RAM

Size

UART I2C SPI I2S PCM PWM

(KB)

500 500 Ships in 500 unit reel quantities.
500 – –
500 – –

ADC

Inputs

GPIOs Package Packaging

Document Number: 002-23238 Rev. PRELIMINARY Page 42 of 45

PRELIMINARY

CYBT-423028-02

Acronyms Document Conventions

Table 32. Acronyms Used in this Document

Acronym Description

BLE Bluetooth Low Energy
Bluetooth SIG Bluetooth Special Interest Group
CE European Conformity
CSA Canadian Standards Association
EMI electromagnetic interference
ESD electrostatic discharge
FCC Federal Communications Commission
GPIO general-purpose input/output

ISED

IDE integrated design environment
KC Korea Certification

MIC

PCB printed circuit board
RX receive
QDID qualification design ID

SMT

TCPWM timer, counter, pulse width modulator (PWM)

TUV

TX transmit

Innovation, Science and Economic Devel­opment (Canada)

Ministry of Internal Affairs and Communications
(Japan)

surface-mount technology; a method for
producing electronic circuitry in which the
components are placed directly onto the surface
of PCBs

Germany: Technischer Überwachungs-Verein
(Technical Inspection Association)

Units of Measure

Table 33. Units of Measure

Symbol Unit of Measure

°C degree Celsius
kV kilovolt
mA milliamperes
mm millimeters
mV millivolt

μA microamperes
μm micrometers

MHz megahertz
GHz gigahertz
Vvolt

Document Number: 002-23238 Rev. PRELIMINARY Page 43 of 45

PRELIMINARY

CYBT-423028-02

Document History Page

Document Title: CYBT-423028-02 EZ-BT™ WICED® Module
Document Number: 002-23238

Revision ECN

** DSO 03/06/2018 Preliminary datasheet for CYBT-423028-02 module.

Orig. of
Change

Submission

Date

Description of Change

Document Number: 002-23238 Rev. PRELIMINARY Page 44 of 45

PRELIMINARY

CYBT-423028-02

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm
Automotive cypress.com/automotive
Clocks & Buffers cypress.com/clocks
Interface cypress.com/interface
Internet of Things cypress.com/iot
Memory cypress.com/memory
Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs |
Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2018. This document is the property of Cypress Semiconductor Corporation and its subsidiarie s, including Spansion LLC ("C ypress"). This doc ument, inclu ding
any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide.
Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual
property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby
grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and
reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either
directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided
by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the
Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE
OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent
permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any
product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is
the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this informa tion and any resulting product. Cypress products
are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or
systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the
device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably
expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim,
damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other
liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in
the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-23238 Rev. PRELIMINARY Revised March 9, 2018 Page 45 of 45