Cypress EZ-BLE PRoC User Manual

Download

Page 1

PRELIMINARY

CYBLE-212020-01

EZ-BLEPRoC Bluetooth 4.2 Module

General Description

The CYBLE-212020-01 is a fully certified and qualified module supporting Bluetooth



Low Energy (BLE) 4.2 wireless communication. The CYBLE-212020-01 is a turnkey solution and includes onboard crystal oscillators, trace antenna, passive components, and the Cypress PRoC™ BLE. Refer to the CYBL10XX7X

datasheet for additional details on the capabilities of the PRoC

BLE device used on this module. The CYBLE-212020-01 supports a number of peripheral

functions (ADC, timers, counters, PWM) and serial communication protocols (I

C, UART, SPI) through its programmable architecture. The CYBLE-212020-01 includes a royalty-free BLE stack compatible with Bluetooth 4.1 and provides up to 23 GPIOs in a 14.52 × 19.20 × 2.00 mm package.

The CYBLE-212020-01 is drop-in compatible with the CYBLE-01211-00 (128KB BT 4.1) and CYBLE-212019-00 (256KB BT 4.1) EZ-BLE PRoC Modules.

The CYBLE-212020-01 is a complete solution targeted at applications requiring cost optimized BLE wireless connectivity.

Module Description

■ Module size: 14.52 mm ×19.20 mm × 2.00 mm (with shield)

■ Castelated solder pad connections for ease-of-use

■ 256-KB flash memory, 32-KB SRAM memory

■ Up to 23 GPIOs configurable as open drain high/low,

pull-up/pull-down, HI-Z analog, HI-Z digial, or strong output

■ Bluetooth 4.2 single-mode module

■ Certified to FCC, IC, MIC, KC, and CE regulations

■ Industrial temperature range: –40 °C to +85 °C

■ 32-bit processor (0.9 DMIPS/MHz) with single-cycle 32-bit

multiply, operating at up to 48 MHz

■ Watchdog timer with dedicated internal low-speed oscillator

(ILO)

■ Two-pin SWD for programming

Power Consumption

■ TX output power: –18 dbm to +3 dbm

■ Received signal strength indicator (RSSI) with 1-dB resolution

■ TX current consumption of 15.6 mA (radio only, 0 dbm)

■ RX current consumption of 16.4 mA (radio only)

■ Low power mode support

❐ Deep Sleep: 1.3 µA with watch crystal oscillator (WCO) on ❐ Hibernate: 150 nA with SRAM retention ❐ Stop: 60 nA with XRES wakeup

Functional Capabilities

■ Up to 22 capacitive sensors for buttons or sliders with

best-in-class signal-to-noise ration (SNR) and liquid tolerance

■ 12-bit, 1-Msps SAR ADC with internal reference,

sample-and-hold (S/H), and channel sequencer

■ Two serial communication blocks (SCBs) supporting I

(master/slave), SPI (master/slave), or UART

■ Four dedicated 16-bit timer, counter, or PWM blocks

(TCPWMs)

■ LCD drive supported on all GPIOs (common or segment)

■ Programmable low voltage detect (LVD) from 1.8 V to 4.5 V

■ I

S master interface

■ Bluetooth Low Energy protocol stack supporting generic

access profile (GAP) Central, Peripheral, Observer, or Broadcaster roles

■ Switches between Central and Peripheral roles on-the-go

■ Standard Bluetooth Low Energy profiles and services for

interoperability

■ Custom profile and service for specific use cases

Benefits

The CYBLE-212020-01 module is provided as a turnkey solution, including all necessary hardware required to use BLE communication standards.

■ Proven hardware design ready to use

■ Cost optimized for applications without space constraint

■ Reprogrammable architecture

■ Fully certified module eliminates the time needed for design,

development and certification processes

■ Bluetooth SIG qualified with QDID and Declaration ID

■ Flexible communication protocol support

■ PSoC Creator

environment (IDE) to configure, develop, program, and test a BLE application

™

provides an easy-to-use integrated design

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 002-12597 Rev. ** Revised April 21, 2016

Page 2

PRELIMINARY

CYBLE-212020-01

More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right module for your design, and to help you to quickly and effectively integrate the module into your design.

■ Overview: EZ-BLE Module Portfolio, Module Roadmap

■ EZ-BLE PRoC Product Overview

■ PRoC BLE Silicon Datasheet

■ Application notes: Cypress offers a number of BLE application

notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with EZ-BLE modules are:

❐ AN96841 - Getting Started with EZ-BLE Module ❐ AN94020 - Getting Started with PRoC BLE ❐ AN97060 - PSoC

4 BLE and PRoC™ BLE - Over-The-Air

(OTA) Device Firmware Upgrade (DFU) Guide

❐ AN91162 - Creating a BLE Custom Profile ❐ AN91184 - PSoC 4 BLE - Designing BLE Appli c a ti o ns ❐ AN92584 - Designing for Low Power and Estimating Battery

Life for BLE Applications

❐ AN85951 - PSoC ❐ AN95089 - PSoC

4 CapSense® Design Guide

4/PRoC™ BLE Crystal Oscillator Selec-

❐ AN91445 - Antenna Design and RF Layout Guidelines

■ Knowledge Base Articles ❐ KBA97095 - EZ-BLE™ Module Placement

■ Technical Reference Manual (TRM): ❐ PRoC

■ Development Kits: ❐ CYBLE-212020-EVAL, CYBLE-212020-01 Evaluation Board

❐ CY8CKIT-042-BLE, Bluetooth ❐ CY8CKIT-002, PSoC

■ Test and Debug Tools: ❐ CYSmart, Bluetooth

❐ CYSmart Mobile, Bluetooth

BLE Technical Reference Manual

Kit

MiniProg3 Program and Debug Kit

LE Test and Debug Tool (Windows)

Low Energy (BLE) Pioneer

LE Test and Debug Tool

(Android/iOS Mobile App)

tion and Tuning Techniques

PSoC® Creator™ Integrated Design Environment (IDE)

PSoC Creator is an Integrated Design Environment (IDE) that enables concurrent hardware and firmw are editing, compiling and

debugging of PSoC 3, PSoC 4, PSoC 5LP , PSoC 4 BLE, P RoC BLE and EZ-BLE module systems with no code size limitations. PSoC peripherals are designed using schematic capture and simple graphical user interface (GUI) with over 120 pre-verified, production-ready PSoC Components™.

PSoC Components are analog and digital “virtual chips,” represented by an icon that users can drag-and -drop into a design and configure to suit a broad array of application requirements.

Blutooth Low Energy Component

The Bluetooth Low Energy Component inside PSoC Creator provides a comprehensive GUI-based configuration window that lets you quickly design BLE applications. The Component incorporates a Bluetooth Core Specification v4.1 compliant BLE protocol stack and provides API functions to enable user applications to interface with the underlying Bluetooth Low Energy Sub-System (BLESS) hardware via the stack.

Technical Support

■ Frequently Asked Questions (FAQs): Learn more about our BLE ECO System.

■ Forum: See if your question is already answered by fellow developers on the PSoC 4 BLE and PRoC BLE forums.

■ Visit our support page and create a technical support case or contact a local sales representatives. If you are in the United States,

you can talk to our technical support team by calling our toll-free number: +1-800-541-4736. Select option 2 at the prompt.

Document Number: 002-12597 Rev. ** Page 2 of 38

Page 3

PRELIMINARY

CYBLE-212020-01

Contents

Overview............................................................................ 4

Module Description...................................................... 4

Pad Connection Interface................................................ 6

Recommended Host PCB Layout ................................... 7

Power Supply Connections and Recommended External

Components........................................... ......................... 10

Connection Options................................................... 10

External Component Recommendation .................... 10

Critical Components List ........................................... 13

Antenna Design......................................................... 13

Electrical Specification.................................................. 14

GPIO ......................................................................... 16

XRES.......................................... ... ............................ 17

Digital Peripherals..................................................... 20

Serial Communication............................................... 22

Memory ..................... ... ... .......................................... 23

System Resources.................................................... 23

Environmental Specifications....................................... 29

Environmental Compliance ......................... ... ........... 29

RF Certification.......................................................... 29

Safety Certification...................................... ... ........... 29

Environmental Conditions ......................................... 29

ESD and EMI Protection ........................................... 29

Regulatory Information.................................................. 30

FCC........................................................................... 30

Industry Canada (IC) Certific ation............................. 31

European R&TTE Declaration of Conformity ............ 31

MIC Japan................................................................. 32

KC Korea...................................................... ... .......... 32

Packaging........................................................................ 33

Ordering Information...................................................... 35

Part Numbering Convention...................................... 35

Document Conventions............................................. 36

Document History Page....................................... ... ....... 37

Sales, Solutions, and Legal Information...................... 38

Worldwide Sales and Design Support....................... 38

Products.................................................................... 38

PSoC® Solutions ...................................................... 38

Cypress Developer Community................................. 38

Technical Support ..................................................... 38

Document Number: 002-12597 Rev. ** Page 3 of 38

Page 4

PRELIMINARY

CYBLE-212020-01

Overview

Module Description

The CYBLE-212020-01 module is a complete module designed to be soldered to the applications main board.

Module Dimensions and Drawing

Cypress reserves the right to select components (including the appropriate BLE devi ce) from various vendors to achieve the BLE module functionality. Such selections will still guarantee that all height restrictions of the component area are maintained. Designs should be held within the physical dimensions shown in the mechanical drawings in Figure 1. All dimensions are in millimeters (mm).

Table 1. Module Design Dimensions

Dimension Item Specification

Module dimensions

Antenna location dimensions PCB thickness Height (H) 0.80 ± 0.10 mm

Shield height Height (H) 1.20 ± 0.10 mm Maximum component height Height (H) 1.20 mm typical (shield) T ot al module thickness (bottom of module to highest component) Height (H) 2.00 mm typical

See Figure 1 on page 5 for the mechanical reference drawing for CYBLE-212020-01.

Length (X) 14.52 ± 0.15 mm

Width (Y) 19.20 ± 0.15 mm

Length (X) 11.00 ± 0.15 mm

Width (Y) 5.00 ± 0.15 mm

Document Number: 002-12597 Rev. ** Page 4 of 38

Page 5

PRELIMINARY

CYBLE-212020-01

Figure 1. Module Mechanical Drawing

Top View (View from Top)

Bottom View (Seen from Bottom)

Side View

Note

1. No metal should be located beneath or above the antenna area. Only bare PCB material should be located beneath the antenna area. For more information on recommended host PCB layout, see Figure 3, Figure 4, Figure 5, and Figure 6 and Table 3.

Document Number: 002-12597 Rev. ** Page 5 of 38

Page 6

PRELIMINARY

CYBLE-212020-01

Pad Connection Interface

Host PCB Keep Out Area Around Trace Antenna

As shown in the bottom view of Figure 1 on page 5, the CYBLE-212020-01 connects to the host board via solder pads on the backside of the module. Table 2 and Figure 2 detail the solder pad length, width, and pitch dimensions of the CYBLE-212020-01 module.

Table 2. Solder Pad Connection Description

Name Connections Connection Type Pad Length Dimension Pad Width Dimension Pad Pitch

SP 31 Solder Pads 1.02 mm 0.71 mm 1.27 mm

Figure 2. Solder Pad Dimensions (Seen from Bottom)

To maximize RF performance, the host layout should follow these recommendations:

1. The ideal placement of the Cypress BLE module is in a corner of the host board with the trace antenna located at the far corner. This placement minimizes the additional recommended keep out area stated in item 2. Please refer to AN96841 for module placement best practices.

2. To maximize RF performance, the area immediately around the Cypress BLE module trace antenna should contain an additional keep out area, where no grounding or signal trace are contained. The keep out area applies to all layers of the host board. The recommended dimensions of the host PCB keep out area are shown in Figure 3 (dimensions are in mm).

Figure 3. Recommended Host PCB Keep Out Area Around the CYBLE-212020-01 Antenna

Document Number: 002-12597 Rev. ** Page 6 of 38

Page 7

PRELIMINARY

CYBLE-212020-01

Recommended Host PCB Layout

Top View (On Host PCB)

Figure 4, Figure 5, Figure 6, and Table 3 provide details that can be used for the reco mmended host PCB layout pattern for the

CYBLE-212020-01. Dimensions are in millimeters unless otherwise noted. Pad length of 1.27 mm (0.635 mm from center of the pad on either side) shown in Figure 6 is the minimum recommended host pad length. The host PCB layout pattern can be completed using either Figure 4, Figure 5, or Figure 6. It is not necessary to use all figures to complete the host PCB layout pattern.

Figure 4. Host Layout Pattern for CYBLE-212020-01 Figure 5. Module Pad Location from Origin

Document Number: 002-12597 Rev. ** Page 7 of 38

Page 8

PRELIMINARY

CYBLE-212020-01

Table 3 provides the center location for each solder pad on the CYBLE-212020-01. All dimensions reference the to the center of the

solder pad. Refer to Figure 6 for the location of each module solder pad.

Ta bl e 3. Modul e Solde r Pad Lo ca tio n Figure 6. Solder Pad Reference Location

Solder Pad

(Center of Pad)

1 (0.39, 4.88) (15.35, 192.13) 2 (0.39, 6.15) (15.35, 242.13) 3 (0.39, 7.42) (15.35, 292.13) 4 (0.39, 8.69) (15.35, 342.13) 5 (0.39, 9.96) (15.35, 392.13) 6 (0.39, 11.23) (15.35, 442.13) 7 (0.39, 12.50) (15.35, 492.13) 8 (0.39, 13.77) (15.35, 542.13)

9 (0.39, 15.04) (15.35, 592.13) 10 (0.39, 16.31) (15.35, 642.13) 1 1 (0.39, 17.58) (15.35, 692.13) 12 (2.04, 18.82) (80.31, 740.94) 13 (3.31, 18.82) (130.31, 740.94) 14 (4.58, 18.82) (180.31, 740.94) 15 (5.85, 18.82) (230.31, 740.94) 16 (7.12, 18.82) (280.31, 740.94) 17 (8.39, 18.82) (330.31, 740.94) 18 (9.66, 18.82) (380.31, 740.94) 19 (10.93, 18.82) (430.31, 740.94) 20 (12.20, 18.82) (480.31, 740.94) 21 (13.47, 18.82) (530.31, 740.94) 22 (14.14, 16.31) (556.69, 642.12) 23 (14.14, 15.04) (556.69, 592.12) 24 (14.14, 13.77) (556.69, 542.12) 25 (14.14, 12.50) (556.69, 492.12) 26 (14.14, 11.23) (556.69, 442.12) 27 (14.14, 9.96) (556.69, 392.12) 28 (14.14, 8.69) (556.69, 342.12) 29 (14.14, 7.42) (556.69, 292.12) 30 (14.14, 6.15) (556.69, 242.12) 31 (14.14, 4.88) (556.69, 192.12)

Location (X,Y) from

Orign (mm)

Dimension from

Orign (mils)

Document Number: 002-12597 Rev. ** Page 8 of 38

Page 9

PRELIMINARY

CYBLE-212020-01

Table 4 details the solder pad connection definitions and available functions for each connection pad. Table 4 lists the solder pads on

Notes

2. TCPWM: Timer, Counter, and Pulse Width Modulator. If supported, the pad can be configured to any of these peripheral functions.

3. When using the capacitive sensing functionality, Pad 2 (P4.0) must be connected to a C

MOD

capacitor (located off of Cypress BLE Module). The value of this

capacitor is 2.2 nF and should be placed as close to the module as possible.

4. The main board needs to connect all GND connections (Pad 25/26/27/28) on the module to the common ground of the system.

5. If the I

S feature is used in the design, the I2S pins shall be dynamically routed to the appropriate available GPIO by PSoC Creator

CYBLE-212020-01, the BLE device port-pin, and denotes whether the function shown is available for each solder pad. Each connection is configurable for a single option shown with a ✓.

Table 4. Solder Pad Connection Definitions

Solder Pad

Number

1 XRES External Reset Hardware Connection Input 2P4.0 3P3.7✓(SCB1_CTS) ✓(TCPWM3_N) ✓(Sensor) ✓✓ ✓

4P3.6✓(SCB1_RTS) ✓(TCPWM3_P) ✓(Sensor) ✓✓ 5P3.5✓(SCB1_TX) ✓(SCB1_SCL) ✓(TCPWM2_N) ✓(Sensor) ✓✓ 6P3.4✓(SCB1_RX) ✓(SCB1_SDA) ✓(TCPWM2_P) ✓(Sensor) ✓✓ 7P3.3✓(SCB0_CTS) ✓(TCPWM1_N) ✓(Sensor) ✓✓ 8P3.2✓(SCB0_RTS) ✓(TCPWM1_P) ✓(Sensor) ✓✓

9P2.6 ✓(Sensor) ✓✓ 10 VREF Reference Voltage Input (Optional) 11 P2.4 12 P2.3 ✓(Sensor) ✓✓ ✓ 13 P2.2 ✓(SCB0_SS3) ✓(Sensor) ✓✓ 14 P2.0 ✓(SCB0_SS1) ✓(Sensor) 15 V

16 P1.7 17 P1.6 ✓(SCB0_RTS) ✓(SCB0_SS0) ✓(TCPWM3_P) ✓(Sensor) ✓✓

18 P1.5 ✓(SCB0_TX) ✓(SCB0_MISO) ✓(SCB0_SCL) ✓(TCPWM2_N) ✓(Sensor) ✓✓ 19 P1.4 ✓(SCB0_RX) ✓(SCB0_MOSI) ✓(SCB0_SDA) ✓(TCPWM2_P) ✓(Sensor) ✓✓ 20 P1.0 ✓(TCPWM0_P) ✓(Sensor) ✓✓ 21 P0.4 ✓(SCB0_RX) ✓(SCB0_MOSI) ✓(SCB0_SDA) ✓(TCPWM1_P) ✓(Sensor) ✓✓ ✓ 22 P0.5 ✓(SCB0_TX) ✓(SCB0_MISO) ✓(SCB0_SCL) ✓(TCPWM1_N) ✓(Sensor) ✓✓ 23 P0.7 ✓(SCB0_CTS) ✓(SCB0_SCLK ✓(TCPWM2_N) ✓(Sensor) ✓✓(SWDCLK) ✓ 24 P0.6 ✓(SCB0_RTS) ✓(SCB0_SS0) 25 GND

26 GND Ground Connection 27 GND Ground Connection 28 GND Ground Connection 29 V 30 P5.0 31 P5.1 ✓(SCB1_TX) ✓(SCB1_SCLK ✓(SCB1_SCL) ✓(TCPWM3_N) ✓(Sensor) ✓✓ ✓

Device

Port Pin

[3]

[4]

DDR

UART SPI I2C TCPWM

[2]

Cap-

Sense

✓(SCB1_RTS) ✓(SCB1_MOSI) ✓(TCPWM0_P) ✓(C

WCO

ECO

Out

) ✓✓

MOD

LCD SWD GPIO

Out

✓(Sensor) ✓✓

✓✓

Digital Power Supply Input (1.8 to 5.5V)

✓(SCB0_CTS) ✓(SCB0_SCLK ✓(TCPWM3_N) ✓(Sensor) ✓✓

✓(TCPWM2_P)

Ground Connection

Radio Power Supply (1.9V to 5.5V)

✓(Sensor)

✓

(SWDIO)

✓

✓(SCB1_RX) ✓(SCB1_SS0) ✓(SCB1_SDA) ✓(TCPWM3_P) ✓(Sensor) ✓✓

Document Number: 002-12597 Rev. ** Page 9 of 38

Page 10

PRELIMINARY

CYBLE-212020-01

Power Supply Connections and Recommended External Components

Two Ferrite Bead Option

Single Ferrite Bead Option

Power Connections

The CYBLE-212020-01 contains two power supply connections, VDD and VDDR. The VDD connection supplie s power for both digital and analog device operation. The VDDR connection supplies power for the device radio.

VDD accepts a supply range of 1.71 V to 5.5 V. VDDR accepts a supply range of 1.9 V to 5.5 V. These specifications can be found in Table 9. The maximum power supply ripple for both power connections on the module is 100 mV, as shown in

Table 7.

The power supply ramp rate of VDD must be equal to or greater than that of VDDR.

Connection Options

Two connection options are available for any application:

1. Single supply: Connect VDD and VDDR to the same supply.

2. Independent supply: Power VDD and VDDR separately.

Figure 7. Recommended Host Schematic Options for a Single Supply Option

External Component Recommendation

In either connection scenario, it is recommended to place an external ferrite bead between the supply and the module connection. The ferrite bead should be positioned as close as possible to the module pin connection.

Figure 7 details the recommended host schematic options for a

single supply scenario. The use of one or two ferrite beads will depend on the specific application and configuration of the CYBLE-212020-01.

Figure 8 details the recommended host schematic for an

independent supply scenario. The recommended ferrite bead value is 330 , 100 MHz. (Murata

BLM21PG331SN1D).

Document Number: 002-12597 Rev. ** Page 10 of 38

Page 11

PRELIMINARY

CYBLE-212020-01

Figure 8. Recommended Host Schematic for an Independent Supply Option

Document Number: 002-12597 Rev. ** Page 11 of 38

Page 12

PRELIMINARY

CYBLE-212020-01

The CYBLE-212020-01 schematic is shown in Figure 9.

Figure 9. CYBLE-212020-01 Schematic Diagram

Document Number: 002-12597 Rev. ** Page 12 of 38

Page 13

PRELIMINARY

CYBLE-212020-01

Critical Components List

Table 5 details the critical components used in the CYBLE-212020-01 module.

Table 5. Critical Component List

Component Reference Designator Description

Silicon U1 56-pin QFN Programmable Radio-on-Chip (PRoC) with BLE Crystal Y1 24.000 MHz, 12PF Crystal Y2 32.768 kHz, 12.5PF

Antenna Design

Table 6 details trace antenna used in the CYBLE-212020-01 module. For more informatio n, see Table 8.

Table 6. Trace Antenna Specifications

Item Description

Frequency Range 2400 – 2500 MHz Peak Gain 0.5 dBi typical Average Gain -0.5 dBi typical Return Loss 10 dB minimum

Document Number: 002-12597 Rev. ** Page 13 of 38

Page 14

PRELIMINARY

CYBLE-212020-01

Electrical Specification

Table 7 details the absolute maximum electrical characteristics for the Cypress BLE module.

Table 7. CYBLE-212020-01 Absolute Maximum Ratings

Parameter Description Min Typ Max Units Details/Conditions

DDD_ABS

CCD_ABS

DD_RIPPLE

GPIO_ABS

GPIO_injection

LU Pin current for latch up –200 200 mA –

Table 8 details the RF characteristics for the Cypress BLE module.

Table 8. CYBLE-212020-01 RF Performance Characteristics

Parameter Description Min Typ Max Units Details/Conditions

RFO RF output power on ANT –18 0 3 dBm

Avg

RL Return loss – –10.5 – dB –

Analog, digital, or radio supply relative to VSS (V

= V

SSD

Direct digital core voltage input relative to V

SSA

)

SSD

Maximum power supply ripple for VDD and V input voltage

–0.5 – 6 V Absolute maximum –0.5 – 1.95 V Absolute maximum

DDR

– – 100 mV

3.0V supply Ripple frequency of 100 kHz

to 750 kHz GPIO voltage –0.5 – VDD +0.5 V Absolute maximum Maximum current per GPIO –25 – 25 mA Absolute maximum GPIO injection current: Maximum for VIH > VDD

and minimum for V

< V

–0.5 – 0.5 mA

Absolute maximum current

injected per pin

Configurable via register

settings RF receive sensitivity on ANT – –87 – dBm

Guaranteed by design

simulation Module frequency range 2400 – 2480 MHz – Peak gain – 0.5 – dBi – Average gain – –0.5 – dBi –

Table 9 through Table 48 list the module level electrical characteristics for the CYBLE-212020-01. All specifications are valid for –40

°C  TA  85 °C and TJ  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 9. CYBLE-212020-01 DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

DD1

DD2

DDR1

DDR2

Active Mode, V

DD3

DD4

DD5

DD6

DD7

Power supply input voltage 1.8 – 5.5 V With regulator enabled Power supply input voltage unregulated 1.71 1.8 1.89 V Radio supply voltage (radio on) 1.9 – 5.5 V –

Radio supply voltage (radio off) 1.71 – 5.5 V –

= 1.71 V to 5.5 V

Execute from flash; CPU at 3 MHz – 1.7 – mA Execute from flash; CPU at 3 MHz – – – mA T = –40 °C to 85 °C Execute from flash; CPU at 6 MHz – 2.5 – mA Execute from flash; CPU at 6 MHz – – – mA T = –40 °C to 85 °C Execute from flash; CPU at 12 MHz – 4 – mA

Document Number: 002-12597 Rev. ** Page 14 of 38

Internally unregulated supply

T = 25 °C, V

= 3.3 V

T = 25 °C,

= 3.3 V

T = 25 °C,

= 3.3 V

Page 15

PRELIMINARY

CYBLE-212020-01

Table 9. CYBLE-212020-01 DC Specifications (continued)

Parameter Description Min Typ Max Units Details/Conditions

DD8

DD9

DD10

DD11

DD12

Sleep Mode, V

DD13

Sleep Mode, V

DD14

Deep-Sleep Mode, V

DD15

DD16

DD17

DD18

Execute from flash; CPU at 12 MHz – – – mA T = –40 °C to 85 °C Execute from flash; CPU at 24 MHz – 7.1 – mA

T = 25 °C, V

= 3.3 V

Execute from flash; CPU at 24 MHz – – – mA T = –40 °C to 85 °C Execute from flash; CPU at 48 MHz – 13.4 – mA

T = 25 °C,

= 3.3 V

Execute from flash; CPU at 48 MHz – – – mA T = –40 °C to 85 °C

= 1.8 to 5.5 V

IMO on – – – mA

and V

= 1.9 to 5.5 V

DDR

ECO on – – – mA

= 1.8 to 3.6 V

WDT with WCO on – 1.5 – µA

T = 25 °C, VDD = 3.3 V, SYSCLK = 3 MHz

T = 25 °C, V SYSCLK = 3 MHz

= 3.3 V,

T = 25 °C, VDD = 3.3 V

WDT with WCO on – – – µA T = –40 °C to 85 °C WDT with WCO on – – – µA

T = 25 °C, V

= 5 V

WDT with WCO on – – – µA T = –40 °C to 85 °C

Deep-Sleep Mode, VDD = 1.71 to 1.89 V (Regulator Bypassed)

DD19

DD20

WDT with WCO on – – – µA T = 25 °C WDT with WCO on – – – µA T = –40 °C to 85 °C

Hibernate Mode, VDD = 1.8 to 3.6 V

DD27

DD28

GPIO and reset active – 150 – nA GPIO and reset active – – – nA T = –40 °C to 85 °C

Hibernate Mode, V

DD29

DD30

Stop Mode, V

DD33

DD34

DD35

DD36

Stop Mode, V

DD37

DD38

DD39

DD40

GPIO and reset active – – – nA GPIO and reset active – – – nA T = –40 °C to 85 °C

= 1.8 to 3.6 V

Stop-mode current (VDD)–20–nA

Stop-mode current (V Stop-mode current (VDD) – – – nA T = –40 °C to 85 °C Stop-mode current (V

= 3.6 to 5.5 V

Stop-mode current (VDD)–––nA

Stop-mode current (V Stop-mode current (VDD) – – – nA T = –40 °C to 85 °C

Stop-mode current (V

= 3.6 to 5.5 V

) – 40 –- nA

DDR

)–––nA

DDR

)–––nA

DDR

) – – – nA T = –40 °C to 85 °C

DDR

T = 25 °C, VDD = 3.3 V

T = 25 °C,

= 5 V

T = 25 °C, V

= 3.3 V

T = 25 °C, V

= 3.3 V

DDR

T = –40 °C to 85 °C,

= 1.9 V to 3.6 V

DDR

T = 25 °C, V

= 5 V

T = 25 °C, V

= 5 V

DDR

Document Number: 002-12597 Rev. ** Page 15 of 38

Page 16

PRELIMINARY

CYBLE-212020-01

Table 10. AC Specifications

Note

6. V

must not exceed VDD + 0.2 V.

Parameter Description Min Typ Max Units Details/Conditions

CPU

SLEEP

DEEPSLEEP

HIBERNATE

STOP

CPU frequency DC – 48 MHz 1.71 V VDD 5.5 V Wakeup from Sleep mode – 0 – µs Guaranteed by characterization

Wakeup from Deep-Sleep mode – – 25 µs

24-MHz IMO. Guaranteed by

characterization Wakeup from Hibernate mode – – 2 ms Guaranteed by characterization Wakeup from Stop mode – – 2 ms XRES wakeup

GPIO

Table 11. GPIO DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

[6]

PULLUP

PULLDOWN

IL_CTBM

HYSTTL

HYSCMOS

DIODE

TOT_GPIO

Input voltage HIGH threshold 0.7 × V LVTTL input, V

< 2.7 V 0.7 × V

LVTTL input, VDD >= 2.7 V 2.0 – – V – Input voltage LOW threshold – – 0.3 × V LVTTL input, V

< 2.7 V – – 0.3× V

LVTTL input, VDD >= 2.7 V – – 0.8 V – Output voltage HIGH level V Output voltage HIGH level V

–0.6 – – V IOH = 4 mA at 3.3-V VDD

–0.5 – – V IOH = 1 mA at 1.8-V V

Output voltage LOW level – – 0.6 V IOL = 8 mA at 3.3-V V Output voltage LOW level – – 0.6 V IOL = 4 mA at 1.8-V V Output voltage LOW level – – 0.4 V IOL = 3 mA at 3.3-V V Pull-up resistor 3.5 5.6 8.5 k – Pull-down resistor 3.5 5.6 8.5 k – Input leakage current (absolute value) – – 2 nA 25 °C, VDD = 3.3 V Input leakage on CTBm input pins – – 4 nA – Input capacitance – – 7 pF – Input hysteresis LVTTL 25 40 – mV VDD > 2.7 V Input hysteresis CMOS 0.05 × V Current through protection diode to

DD/VSS

Maximum total source or sink chip current

– – 100 µA –

– – 200 mA –

– – V CMOS input

– – V –

VCMOS input

V–

– – 1 –

DD DD DD DD

Document Number: 002-12597 Rev. ** Page 16 of 38

Page 17

PRELIMINARY

CYBLE-212020-01

Table 12. GPIO AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

RISEF

FALLF

RISES

FALLS

GPIOUT1

GPIOUT2

GPIOUT3

GPIOUT4

GPIOIN

Rise time in Fast-Strong mode 2 – 1 2 ns 3.3-V V Fall time in Fast-Strong mode 2 – 12 ns 3.3-V V Rise time in Slow-Strong mode 10 – 60 ns 3.3-V V Fall time in Slow-Strong mode 10 – 60 ns 3.3-V V GPIO Fout; 3.3 V  V

Fast-Strong mode GPIO Fout; 1.7 VV

Fast-Strong mode GPIO Fout; 3.3 V V

Slow-Strong mode GPIO Fout; 1.7 V V

Slow-Strong mode GPIO input operating frequency

1.71 V V

5.5 V

3.3 V

5.5 V

3.3 V

––33MHz

– – 16.7 MHz

–– 7MHz

––3.5MHz

90/10%, 25 pF load, 60/40 duty cycle

– – 48 MHz 90/10% V

DDD DDD DDD DDD

, C , C , C , C

LOAD LOAD LOAD LOAD

= 25 pF = 25 pF = 25 pF = 25 pF

Table 13. OVT GPIO DC Specifications (P5_0 and P5_1 Only)

Parameter Description Min Typ Max Units Details/Conditions

Input leakage (absolute value).

> V

– – 10 µA 25°C, VDD = 0 V, VIH = 3.0 V

Output voltage LOW level – – 0.4 V IOL = 20 mA, VDD > 2.9 V

Table 14. OVT GPIO AC Specifications (P5_0 and P5_1 Only)

Parameter Description Min Typ Max Units Details/Conditions

RISE_OVFS

FALL_OVFS

RISESS

FALLSS

GPIOUT1

GPIOUT2

Output rise time in Fast-Strong mode 1.5 – 12 ns 25-pF load, 10%–90%, VDD=3.3 V Output fall time in Fast-Strong mode 1.5 – 12 ns 25-pF load, 10%–90%, VDD=3.3 V

Output rise time in Slow-Strong mode 10 – 60 ns

Output fall time in Slow-Strong mode 10 – 60 ns GPIO F

Fast-Strong mode GPIO F

Fast-Strong mode

; 3.3 V V

OUT

; 1.71 V V

OUT

5.5 V

3.3 V

––24MHz

––16MHz

25 pF load, 10%-90%,

= 3.3 V

25 pF load, 10%-90%,

= 3.3 V

90/10%, 25 pF load, 60/40 duty cycle

XRES

Table 15. XRES DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

PULLUP

HYSXRES

DIODE

Input voltage HIGH threshold 0.7 × V Input voltage LOW threshold – – 0.3 × V

– – V CMOS input

DDD

V CMOS input

DDD

Pull-up resistor 3.5 5.6 8.5 k – Input capacitance – 3 – pF – Input voltage hysteresis – 100 – mV – Current through protection diode to

DD/VSS

– – 100 µA –

Document Number: 002-12597 Rev. ** Page 17 of 38

Page 18

PRELIMINARY

CYBLE-212020-01

Table 16. XRES AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

RESETWIDTH

Reset pulse width 1 – – µs –

Temperature Sensor

Table 17. Temperature Sensor Specifications

Parameter Description Min Typ Max Units Details/Conditions

SENSACC

Temperature-sensor accuracy –5 ±1 5 °C –40 to +85 °C

SAR ADC

Table 18. SAR ADC DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

A_RES Resolution – – 12 bits A_CHNIS_S Number of channels - single-ended – – 8 8 full-speed A-CHNKS_D Number of channels - differential – – 4 Diff inputs use

neighboring I/O A-MONO Monotonicity – – – Yes A_GAINERR Gain error – – ±0.1 % With external

reference A_OFFSET Input offset voltage – – 2 mV Measured with 1-V

REF

A_ISAR Current consumptio n – – 1 mA A_VINS Input voltage range - single-ended V A_VIND Input voltage range - differential V

SS SS

–V – V

DDA DDA

V A_INRES Input resistance – – 2.2 k A_INCAP Input capacitance – – 10 pF VREFSAR Trimmed internal reference to SAR –1 – 1 % Percentage of Vbg

(1.024 V)

Table 19. SAR ADC AC Specifications

Parameter Description Min Typ Max Units

A_PSRR Power-supply rejection ratio 70 – – d B Measured at 1-V

A_CMRR Common-mode rejection ratio 66 – – dB A_SAMP Sample rate – – 1 Msps Fsarintref SAR operating speed without external ref.

bypass A_SNR Signal-to-noise ratio (SNR) 65 – – dB FIN = 10 kHz A_BW Input bandwidth without aliasing – – A_SAMP/2 kHz A_INL Integral nonlinearity. V

1 Msps A_INL Integral nonlineari ty . V

1 Msps A_INL Integral nonlinearity. VDD = 1.71 V to 5.5 V,

500 Ksps

Document Number: 002-12597 Rev. ** Page 18 of 38

= 1.71 V to 5.5 V,

= 1.71 V to 3.6 V ,

DDD

Details/

Conditions

reference

– – 100 Ksps 12-bit resolution

–1.7 – 2 LSB V

–1.5 – 1.7 LSB V

= 1 V to V

REF

= 1.71 V to V

REF

= 1 V to V

REF

Page 19

PRELIMINARY

CYBLE-212020-01

Table 19. SAR ADC AC Specifications (continued)

Parameter Description Min Typ Max Units

A_dnl Differential nonlinearity. V

5.5 V, 1 Msps

A_DNL Differential nonlinearity. VDD = 1.71 V to

= 1.71 V to

–1 – 2.2 LSB V

–1 – 2 LSB V

3.6 V, 1 Msps

A_DNL Differential nonlinearity. VDD = 1.71 V to

–1 – 2.2 LSB V

5.5 V, 500 Ksps

Details/

Conditions

= 1 V to V

REF

= 1.71 V to V

REF

= 1 V to V

REF

A_THD Total harmonic distortion – – –65 dB FIN = 10 kHz

CSD

CSD Block Specifications

Parameter Description Min Typ Max Units

CSD

Voltage range of operation 1.71 – 5.5 V

Details/

Conditions

IDAC1 DNL for 8-bit resolution –1 – 1 LSB IDAC1 INL for 8-bit resolution –3 – 3 LSB IDAC2 DNL for 7-bit resolution –1 – 1 LSB IDAC2 INL for 7-bit resolution –3 – 3 LSB SNR Ratio of counts of finger to noise 5 – – Ratio

Capacitance range of 9 pF to 35 pF, 0.1-pF sensitivity. Radio is not operating during the scan

DAC1_CRT1

Output current of IDAC1 (8 bits) in High

–612 – µA

range

DAC1_CRT2

Output current of IDAC1 (8 bits) in Low

–306 – µA

range

DAC2_CRT1

Output current of IDAC2 (7 bits) in High

–305 – µA

range

DAC2_CRT2

Output current of IDAC2 (7 bits) in Low

–153 – µA

range

Document Number: 002-12597 Rev. ** Page 19 of 38

Page 20

PRELIMINARY

CYBLE-212020-01

Digital Peripherals

Timer

Table 20. Timer DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

TIM1

TIM2

TIM3

Table 21. Timer AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

TIMFREQ

CAPWINT

CAPWEXT

TIMRES

TENWIDINT

TENWIDEXT

TIMRESWINT

TIMRESEXT

Counter

Table 22. Counter DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

CTR1

CTR2

CTR3

Block current consumption at 3 MHz – – 42 µA 16 -bit timer Block current consumption at 12 MHz – – 130 µA 16-bit timer Block current consumption at 48 MHz – – 535 µA 16-bit timer

Operating frequency F Capture pulse width (internal) 2 × T Capture pulse width (external) 2 × T Timer resolution T Enable pulse width (internal) 2 × T Enable pulse width (external) 2 × T Reset pulse width (internal) 2 × T Reset pulse width (external) 2 × T

CLK

CLK CLK

CLK

CLK CLK CLK CLK

Block current consumption at 3 MHz – – 42

–48MHz ––ns ––ns ––ns ––ns ––ns ––ns ––ns

16-bit counter

µA

Block current consumption at 12 MHz – – 130 µA 16-bit counter Block current consumption at 48 MHz – – 535 µA 16-bit counter

Table 23. Counter AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

CTRFREQ

CTRPWINT

CTRPWEXT

CTRES

CENWIDINT

CENWIDEXT

CTRRESWINT

CTRRESWEXT

Operating frequency F

CLK

Capture pulse width (internal) 2 × T Capture pulse width (external) 2 × T Counter Resolution T

CLK

Enable pulse width (internal) 2 × T Enable pulse width (external) 2 × T Reset pulse width (internal) 2 × T Reset pulse width (external) 2 × T

CLK CLK

CLK CLK CLK CLK

–48MHz ––ns ––ns ––ns ––ns ––ns ––ns –– ns

Document Number: 002-12597 Rev. ** Page 20 of 38

Page 21

PRELIMINARY

CYBLE-212020-01

Pulse Width Modulation (PWM)

Table 24. PWM DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

PWM1

PWM2

PWM3

Block current consumption at 3 MHz – – 42 µA 16-bit PWM Block current consumption at 12 MHz – – 130 µA 16-bit PWM Block current consumption at 48 MHz – – 535 µA 16-bit PWM

Table 25. PWM AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

PWMFREQ

PWMPWINT

PWMEXT

PWMKILLINT

PWMKILLEXT

PWMEINT

PWMENEXT

PWMRESWINT

PWMRESWEXT

Operating frequency F

CLK

Pulse width (internal) 2 × T

Pulse width (external) 2 × T

Kill pulse width (internal) 2 × T

Kill pulse width (external) 2 × T

Enable pulse width (internal) 2 × T

Enable pulse width (external) 2 × T

Reset pulse width (internal) 2 × T

Reset pulse width (external) 2 × T

CLK CLK CLK CLK CLK CLK CLK CLK

–48MHz ––ns ––ns ––ns ––ns ––ns ––ns ––ns ––ns

LCD Direct Drive

Table 26. LCD Direct Drive DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

LCDLOW

LCDCAP

LCD I

LCDOP1

LCDOP2

OFFSET

Operating current in low-power mode – 17.5 – µA 16 × 4 small segment

display at 50 Hz

LCD capacitance per segment/common

– 500 5000 pF

driver Long-term segment offset – 20 – mV

LCD system operating current V

= 5 V

BIAS

LCD system operating current V

= 3.3 V

BIAS

– 2 – mA 32 × 4 segments. 50 Hz at

25 °C

– 2 – mA 32 × 4 segments

50 Hz at 25 °C

Table 27. LCD Direct Drive AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

LCD

LCD frame rate 10 50 150 Hz

Document Number: 002-12597 Rev. ** Page 21 of 38

Page 22

PRELIMINARY

CYBLE-212020-01

Serial Communication

Table 28. Fixed I2C DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

I2C1

I2C2

I2C3

I2C4

Table 29. Fixed I

Block current consumption at 100 kHz – – Block current consumption at 400 kHz – – Block current consumption at 1 Mbps – – I2C enabled in Deep-Sleep mode – –

C AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

I2C1

Bit rate – – 400 kHz

Table 30. Fixed UART DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

UART1

UART2

Block current consumption at 100 kbps – – 55 µA – Block current consumption at 1000 kbps – – 312 µA –

Table 31. Fixed UART AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

UART

Bit rate – – 1 Mbps –

50 155 390

1.4

µA – µA – µA – µA –

Table 32. Fixed SPI DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

SPI1

SPI2

SPI3

Block current consumption at 1 Mbps – – 360 µA – Block current consumption at 4 Mbps – – 560 µA – Block current consumption at 8 Mbps – – 600 µA –

Table 33. Fixed SPI AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

SPI

SPI operating frequency (master; 6x over sampling) – – 8 MHz –

Table 34. Fixed SPI Master Mode AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

T T T

DMO

DSI

HMO

MOSI valid after SCLK driving edge – – 18 ns – MISO valid before SCLK capturing edge

Full clock, late MISO sampling used

20 – – ns Full clock, late MISO sampling

Previous MOSI data hold time 0 – – ns Referred to Slave capturing edge

Table 35. Fixed SPI Slave Mode AC Specifications

Parameter Description Min Typ Max Units

DMI

DSO

DSO_ext

HSO

SSELSCK

MOSI valid before SCLK capturing edge 40 – – ns MISO valid after SCLK driving edge – – 42 + 3 × T MISO Valid after SCLK driving edge in

external clock mode. V

< 3.0 V

– – 50 ns

CPU

Previous MISO data hold time 0 – – ns SSEL valid to first SCK valid edge 100 – – ns

Document Number: 002-12597 Rev. ** Page 22 of 38

Page 23

PRELIMINARY

CYBLE-212020-01

Memory

Note

7. It can take as much as 20 ms to write to flash. During this time, the device shou ld not be reset, or flash operatio ns will be interr upted and cannot b e relied on t o have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

Table 36. Flash DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

WS48

WS32

WS16

Erase and program voltage 1.71 – 5.5 V – Number of Wait states at 32–48 MHz 2 – – CPU execution from flash Number of Wait states at 16–32 MHz 1 – – CPU execution from flash Number of Wait states for 0–16 MHz 0 – – CPU execution from flash

Table 37. Flash AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

ROWWRITE

ROWERASE

ROWPROGRAM

BULKERASE

DEVPROG

END

RET

RET2

[7]

Row (block) write time (erase and program) – – 20 ms Row (block) = 256 bytes

[7]

Row erase time – – 13 ms –

[7]

Row program time after erase – – 7 ms –

[7]

Bulk erase time (256 KB) – – 35 ms –

[7]

Total device program time – – 25 seconds – Flash endurance 100 K – – cycles – Flash retention. TA  55 °C, 100 K P/E cycles 20 – – years – Flash retention. TA  85 °C, 10 K P/E cycles 10 – – years –

System Resources

Power-on-Reset (POR)

Table 38. POR DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

RISEIPOR

FALLIPOR

IPORHYST

Rising trip voltage 0.80 – 1.45 V – Falling trip voltage 0.75 – 1.40 V – Hysteresis 15 – 200 mV –

Table 39. POR AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

PPOR_TR

Precision power-on reset (PPOR) response time in Active and Sleep modes

––1µs –

Table 40. Brown-Out Detect

Parameter Description Min Typ Max Units Details/Conditions

FALLPPOR

FALLDPSLP

BOD trip voltage in Active and Sleep modes 1.64 – – V – BOD trip voltage in Deep Sleep 1.4 – – V –

Table 41. Hibernate Reset

Parameter Description Min Typ Max Units Details/Conditions

HBRTRIP

BOD trip voltage in Hibernate 1.1 – – V –

Document Number: 002-12597 Rev. ** Page 23 of 38

Page 24

PRELIMINARY

CYBLE-212020-01

Voltage Monitors (LVD)

Table 42. Voltage Monitor DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

V V V V V V V V V V V V V V V V

LVI1 LVI2 LVI3 LVI4 LVI5 LVI6 LVI7 LVI8 LVI9 LVI10 LVI11 LVI12 LVI13 LVI14 LVI15 LVI16

LVI_A/D_SEL[3:0] = 0000b 1.71 1.75 1.79 V – LVI_A/D_SEL[3:0] = 0001b 1.76 1.80 1.85 V – LVI_A/D_SEL[3:0] = 0010b 1.85 1.90 1.95 V – LVI_A/D_SEL[3:0] = 0011b 1.95 2.00 2.05 V – LVI_A/D_SEL[3:0] = 0100b 2.05 2.10 2.15 V – LVI_A/D_SEL[3:0] = 0101b 2.15 2.20 2.26 V – LVI_A/D_SEL[3:0] = 0110b 2.24 2.30 2.36 V – LVI_A/D_SEL[3:0] = 0111b 2.34 2.40 2.46 V – LVI_A/D_SEL[3:0] = 1000b 2.44 2.50 2.56 V – LVI_A/D_SEL[3:0] = 1001b 2.54 2.60 2.67 V – LVI_A/D_SEL[3:0] = 1010b 2.63 2.70 2.77 V – LVI_A/D_SEL[3:0] = 1011b 2.73 2.80 2.87 V – LVI_A/D_SEL[3:0] = 1100b 2.83 2.90 2.97 V – LVI_A/D_SEL[3:0] = 1101b 2.93 3.00 3.08 V – LVI_A/D_SEL[3:0] = 1110b 3.12 3.20 3.28 V – LVI_A/D_SEL[3:0] = 1111b 4.39 4.50 4.61 V –

L VI_IDD Block current – – 100 µA –

Table 43. Voltage Monitor AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

MONTRIP

Voltage monitor trip time – – 1 µs –

SWD Interface

Table 44. SWD Interface Specifications

Parameter Description Min Typ Max Units Details/Conditions

F_SWDCLK1 3.3 V  VDD  5.5 V – – 14 MHz SWDCLK 1/3 CPU clock frequency F_SWDCLK2 1.71 V  V

 3.3 V – – 7 MHz SWDCLK 1/3 CPU clock frequency

T_SWDI_SETUP T = 1/f SWDCLK 0.25 × T – – ns – T_SWDI_HOLD T = 1/f SWDCLK 0.25 × T – – ns – T_SWDO_VALID T = 1/f SWDCLK – – 0.5 × T ns – T_SWDO_HOLD T = 1/f SWDCLK 1 – – ns –

Document Number: 002-12597 Rev. ** Page 24 of 38

Page 25

PRELIMINARY

CYBLE-212020-01

Internal Main Oscillator

Table 45. IMO DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

IMO1

IMO2

IMO3

IMO4

IMO5

IMO operating current at 48 MHz – – 1000 µA – IMO operating current at 24 MHz – – 325 µA – IMO operating current at 12 MHz – – 225 µA – IMO operating current at 6 MHz – – 180 µA – IMO operating current at 3 MHz – – 150 µA –

Table 46. IMO AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

IMOTOL3

Frequency variation from 3 to 48 MHz – – ±2 % With API-called calibration IMO startup time – 12 – µs –

Internal Low-Speed Oscillator

Table 47. ILO DC Specifications

Parameter Description Min Typ Max Units Details/Conditions

ILO2

ILO operating current at 32 kHz – 0.3 1.05 µA –

Table 48. ILO AC Specifications

Parameter Description Min Typ Max Units Details/Conditions

STARTILO1

ILOTRIM1

ILO startup time – – 2 ms – 32-kHz trimmed frequency 15 3 2 50 kHz –

Table 49. ECO Trim Value Specification

Parameter Description Value Details/Conditions

ECO

TRIM

24-MHz trim value (firmware configuration)

0x00007FDC

Optimum trim value that needs to be loaded to register CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_REG

BLE Subsystem

Table 50. BLE Subsystem

Parameter Description Min Typ Max Units

Details/

Conditions

RF Receiver Specification

RXS, IDLE RX sensitivity with idle transmitter – –89 – dBm

RX sensitivity with idle transmitter excluding Balun loss

– –91 – dBm Guaranteed by design

simulation

RXS, DIRTY RX sensitivity with dirty transmitter – –87 –70 dBm RF-PHY Specification

(RCV-LE/CA/01/C)

RXS, HIGHGAIN RX sensitivity in high-gain mode with idle

– –91 – dBm

transmitter

PRXMAX Maximum input power –10 –1 – dBm RF-PHY Specification

(RCV-LE/CA/06/C)

CI1 Cochannel interference,

Wanted signal at –67 dBm and Interferer

– 9 21 dB RF-PHY Specification

(RCV-LE/CA/03/C)

at FRX

Document Number: 002-12597 Rev. ** Page 25 of 38

Page 26

PRELIMINARY

CYBLE-212020-01

Parameter Description Min Typ Max Units

Details/

Conditions

CI2 Adjacent channel interference

Wanted signal at –67 dBm and Interferer at FRX ±1 MHz

CI3 Adjacent channel interference

Wanted signal at –67 dBm and Interferer at FRX ±2 MHz

CI4 Adjacent channel interference

Wanted signal at –67 dBm and Interferer at FRX ±3 MHz

CI5 Adjacent channel interference

Wanted Signal at –67 dBm and Interferer at Image frequency (F

CI3 Adjacent channel interference

Wanted signal at –67 dBm and Interferer at Image frequency (F

OBB1 Out-of-band blocking,

Wanted signal at –67 dBm and Interferer at F = 30–2000 MHz

OBB2 Out-of-band blocking,

Wanted signal at –67 dBm and Interferer at F = 2003–2399 MHz

OBB3 Out-of-band blocking,

Wanted signal at –67 dBm and Interferer at F = 2484–2997 MHz

OBB4 Out-of-band blocking,

Wanted signal a –67 dBm and Interferer at F = 3000–12750 MHz

IMD Intermodulation performance

Wanted signal at –64 dBm and 1-Mbps BLE, third, fourth, and fifth offset channel

RXSE1 Receiver spurious emission

30 MHz to 1.0 GHz

RXSE2 Receiver spurious emission

1.0 GHz to 12.75 GHz

RF Transmitter Specifications

IMAGE

– 3 15 dB RF-PHY Specification

(RCV-LE/CA/03/C)

– –29 – dB RF-PHY Specification

(RCV-LE/CA/03/C)

– –39 – dB RF-PHY Specification

(RCV-LE/CA/03/C)

– –20 – dB RF-PHY Specification

(RCV-LE/CA/03/C)

)

– –30 – dB RF-PHY Specification

(RCV-LE/CA/03/C)

± 1 MHz)

–30 –27 – dBm RF-PHY Specification

(RCV-LE/CA/04/C)

–35 –27 – dBm RF-PHY Specification

(RCV-LE/CA/04/C)

–35 –27 – dBm RF-PHY Specification

(RCV-LE/CA/04/C)

–30 –27 – dBm RF-PHY Specification

(RCV-LE/CA/04/C)

–50 – – dBm RF-PHY Specification

(RCV-LE/CA/05/C)

– – –57 dBm 100-kHz measurement

bandwidth ETSI EN300 328 V1.8.1

– – –47 dBm 1-MHz measurement

bandwidth ETSI EN300 328 V1.8.1

TXP, ACC RF power accuracy – ±1 – dB TXP, RANGE RF power control range – 20 – dB TXP, 0dBm Output power, 0-dB Gain setting (PA7) – 0 – dBm TXP, MAX Output power, maximum power setting

(PA10)

TXP, MIN Output power, minimum power setting

(PA1)

F2AVG Average frequency deviation for

10101010 pattern

F1AVG Average frequency deviation for

11110000 pattern

Document Number: 002-12597 Rev. ** Page 26 of 38

–3 – dBm

– –18 – dBm

185 – – kHz RF-PHY Specification

(TRM-LE/CA/05/C)

225 250 275 kHz RF-PHY Specification

(TRM-LE/CA/05/C)

Page 27

PRELIMINARY

CYBLE-212020-01

Parameter Description Min Typ Max Units

EO Eye opening = F2AVG/F1AVG 0.8 – – RF-PHY Specification

(TRM-LE/CA/05/C)

FTX, ACC Frequency accuracy –150 – 150 kHz RF-PHY Specification

(TRM-LE/CA/06/C)

FTX, MAXDR Maximum frequency drift –50 – 50 kHz RF-PHY Specification

FTX, INITDR Initial freque ncy drift –20 – 20 kHz RF-PHY Specification

FTX, DR Maximum drift rate –20 – 20 kHz/

50 µs

IBSE1 In-band spurious emission at 2-MHz

offset

IBSE2 In-band spurious emission at 3-MHz

offset

TXSE1 Transmitter spurious emissions

(average), <1.0 GHz

TXSE2 Transmitter spurious emissions

(average), >1.0 GHz

RF Current Specifications

IRX Receive current in normal mode – 18.7 – mA

– – –20 dBm RF-PHY Specification

– – -30 dBm RF-PHY Specification

– – -55.5 dBm FCC-15.247

– – -41.5 dBm FCC-15.247

(TRM-LE/CA/06/C)

(TRM-LE/CA/06/C) RF-PHY Specification

(TRM-LE/CA/06/C)

(TRM-LE/CA/03/C)

Details/

Conditions

IRX_RF Radio receive current in normal mode – 16.4 – mA Measured at V IRX, HIGHGAIN Receive current in high-gain mode – 21.5 – mA ITX, 3dBm TX current at 3-dBm setting (PA10) – 20 – mA ITX, 0dBm TX current at 0-dBm setting (PA7) – 16.5 – mA ITX_RF, 0dBm Radi o TX current at 0 dBm setting (PA7) – 15.6 – mA Measured at V ITX_RF, 0dBm Radi o TX current at 0 dBm excluding

Balun loss

ITX,-3dBm TX current at –3-dBm setting (PA4) – 15.5 – mA ITX,-6dBm TX current at –6-dBm setting (PA3) – 14.5 – mA ITX,-12dBm T X current at –12-dBm setting (PA2) – 13.2 – mA ITX,-18dBm T X current at –18-dBm setting (PA1) – 12.5 – mA Iavg_1sec, 0dBm Average current at 1-second BLE

connection interval

Iavg_4sec, 0dBm Average current at 4-second BLE

connection interval

General RF Specifications

FREQ RF operating frequency 2400 – 2482 MHz

– 14.2 – mA Guaranteed by design

simulation

– 17.1 – µA TXP: 0 dBm; ±20-ppm

master and slave clock accuracy. For empty PDU exchange

– 6.1 – µA TXP: 0 dBm; ±20-ppm

master and slave clock accuracy. For empty PDU exchange

DDR

CHBW Channel spacing – 2 – MHz DR On-air data rate – 1000 – kbps IDLE2TX BLE.IDLE to BLE. TX transition time – 120 140 µs

Document Number: 002-12597 Rev. ** Page 27 of 38

Page 28

PRELIMINARY

CYBLE-212020-01

Parameter Description Min Typ Max Units

IDLE2RX BLE.IDLE to BLE. RX transition time – 75 120 µs

RSSI Specifications

RSSI, ACC RSSI accuracy – ±5 – dB RSSI, RES RSSI resolution – 1 – dB RSSI, PER RSSI sample period – 6 – µs

Details/

Conditions

Document Number: 002-12597 Rev. ** Page 28 of 38

Page 29

PRELIMINARY

CYBLE-212020-01

Environmental Specifications

Note

8. This does not apply to the RF pins (ANT, XTALI, and XTALO). RF pins (ANT, XTALI, and XTALO) are tested for 500-V HBM.

Environmental Compliance

This Cypress BLE module is built in compliance with the Restriction of Hazardous Substances (RoHS) and Halogen Free (HF) directives. The Cypress module and components used to produce this module are RoHS and HF compliant.

RF Certification

The CYBLE-212020-01 module will be certified under the following RF certification standards at production release.

■ FCC: WAP2011

■ CE

■ IC: 7922A-2011

■ MIC: 203-JN0509

■ KC: MSIP-CRM-Cyp-2011

Safety Certification

The CYBLE-212020-01 module complies with the following regulations:

■ Underwriters Laboratories, Inc. (UL) - Filing E331901

■ CSA

■ TUV

Environmental Conditions

Table 51 describes the operating and storage conditions for the Cypress BLE module.

Table 51. Environmental Conditions for CYBLE-212020-01

Description Minimum Specification Maximum Specification

Operating temperature -40 °C 85 °C Operating humidity (relative, non-condensation) 5% 85% Thermal ramp rate

– 3 °C/minute Storage temperature –40 °C 85 °C Storage temperature and humidity ESD: Module integrated into system

Components

[8]

– 85 ° C at 85%

–

15 kV Air

2.2 kV Contact

ESD and EMI Protection

Exposed components require special attention to ESD and electromagnetic interference (EMI). A grounded conductive layer inside the device enclosure is suggested for EMI and ESD performance. Any openings in the enclosure

near the module should be surrounded by a grounded conductive layer to provide ESD protection and a low-impedance path to ground. Device Handling: Proper ESD protocol must be followed in manufacturing to ensure component reliabili ty.

Document Number: 002-12597 Rev. ** Page 29 of 38

Page 30

PRELIMINARY

CYBLE-212020-01

Regulatory Information

FCC

FCC NOTICE: The device CYBLE-212020-01 complies with Part 15 of the FCC Rules. The device meets the requirements for modular transmitter

approval as detailed in FCC public Notice DA00-1407.transmitter Operation is subject to the following two conditions: (1) This device may not cause harmful interferen ce, and (2) This device mu st accept any interference received, including interference that may cause undesired operation.

CAUTION:

The FCC requires the user to be notified that any changes or modifi cations made to thi s device that are not expressly approved by Cypress Semiconductor may void the user's authority to operate the equipment.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against ha rmful interference i n a residentia l installation. This e quipment generates uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions,ê may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful int erferen ce to radio or te levision rece ption, wh ich can be dete rmined by turn ing the equ ipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

■ Reorient or relocate the receiving antenna.

■ Increase the separation between the equipment and receiver.

■ Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.

■ Consult the dealer or an experienced radio/TV technician for help

LABELING REQUIREMENTS: The Original Equipment Manufacturer (OEM) must ensure that FCC labelling requirements are met. This includes a clearly visible

label on the outside of the OEM enclosure specifyi ng th e a pprop riate Cypress Semi conductor FCC i dentifier for this product as well as the FCC Notice above. The FCC identifier is FCC ID: WAP2011.

In any case the end product must be labeled exterior with "Contains FCC ID: WAP2011"

ANTENNA WARNING: This device is tested with a standard SMA connector and with the antennas listed below. When integrated in the OEMs product, these

fixed antennas require installation preventing end-users from replacing them with non-approved antennas. Any antenna not in the following table must be tested to comply with FCC Section 15.203 for unique antenna connectors and Section 15.247 for emissions.

RF EXPOSURE: To comply with FCC RF Exposure requirements, the Original Equipment Manufacturer (OEM) must ensure to install the approved

antenna in the previous. The preceding statement must be included as a CAUTION statement in manuals, for products operating with the approved antennas

in Table 6 on page 13, to alert users on FCC RF Exposure compliance. Any notification to the end user of installation or removal instructions about the integrated radio module is not allowed.

The radiated output power of CYBLE-212020-01 with the trace antenna is far below the FCC radio frequency exposure limits. Nevertheless, use CYBLE-212020-01 in such a manner that minimizes the potential for human contact during normal operation.

End users may not be provided with the module installation inst ructions. OEM integrators and end users must be provided with transmitter operating conditions for satisfying RF exposure compliance.

Document Number: 002-12597 Rev. ** Page 30 of 38

Page 31

PRELIMINARY

CYBLE-212020-01

Industry Canada (IC) Certification

CYBLE-212020-01 is licensed to meet the regulatory requirements of Industry Canada (IC), License: IC: 7922A-2011 Manufacturers of mobile, fixed or portable devices incorporating this module are advised to clarify any regulatory questions and ensure

compliance for SAR and/or RF exposure limits. Users can obtain Canadian information on RF exposure and compliance from

www.ic.gc.ca.

This device has been designed to operate with the antennas listed in Table 6 on page 13, having a maximum gain of 0.5 dBi. Antennas not included in this list or having a gain greater than 0.5 dBi are strictly prohibited for use with this device. The required antenna impedance is 50 ohms. The antenna used for this transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

IC NOTICE: The device CYBLE-212020-01 including the built-in trace antenna complies with Canada RSS-GEN Rules. The device meets the

requirements for modular transmitter approval as detailed in RSS-GEN. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interfe rence that may cause undesired operation.

IC RADIATION EXPOSURE STATEMENT FOR CANADA This device complies with Industry Canada licence-exempt RSS standard(s). Operation is subject to the following two conditions: (1)

this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes : (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

LABELING REQUIREMENTS: The Original Equipment Manufacturer (OEM) must ensure that IC labelling requirements are met. This includes a clearly visible label

on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor IC identifier for this product as well as the IC Notice above. The IC identifier is 7922A-2011. In any case, the end product must be labeled in its exterior with "Contains IC: 7922A-2011"

European R&TTE Declaration of Conformity

Hereby, Cypress Semiconductor declares that the Bluetooth module CYBLE-212020-01 complies with the essential requirements and other relevant provisions of Directive 1999/5/EC. As a result of the conformity assessment procedure described in Annex III of the Directive 1999/5/EC, the end-customer equipment should be la beled as follows:

All versions of the CYBLE-212020-01 in the specified reference design can be used in the following countries: Austria, Belgium, Cyprus, Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Poland, Portugal, Slovakia, Slovenia, Spain, Sweden, The Netherlands, the United Kingdom, Switzerland, and Norway.

Document Number: 002-12597 Rev. ** Page 31 of 38

Page 32

PRELIMINARY

CYBLE-212020-01

MIC Japan

PartNumber:CYBLE‐212020‐01

ManufacturedbyCypressSemiconductor.



1. 제품명(모델명): 특정소출력무선기기(무선데이터통신시스템용 무선기기), CYBLE-212020-01

2. 인증 번호: MSIP-CRM-Cyp-4008

3. 라이선스 소유자: Cypress Semiconductor Corporation

4. 제조일자: 2015.10

5. 제조업체/국가명: Cypress Semiconductor Corporation/ 중국

CYBLE-212020-01 is certified as a module with type certification number 203-JN0509. End products that integrate CYBLE-212020-01 do not need additional MIC Japan certification for the end product.

End product can display the certification label of the embedded module.

ModelName:EZ‐BLEPRoCModule

KC Korea

CYBLE-212020-01 is certified for use in Korea with certificate number MSIP-CRM-Cyp-2011.



Document Number: 002-12597 Rev. ** Page 32 of 38

Page 33

PRELIMINARY

CYBLE-212020-01

Packaging

Table 52. Solder Reflow Peak Temperature

Module Part Number Package Maximum Peak Temperature Maximum Time at PeakTemperature No. of Cycles

CYBLE-212020-01 31-pad SMT 260 °C 30 seconds 2

Table 53. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Module Part Number Package MSL

CYBLE-212020-01 31-pad SMT MSL 3

The CYBLE-212020-01 is offered in tape and reel pacakging. Figure 10 details the tape dimensions used for the CYBLE-212020-01.

Figure 10. CYBLE-212020-01 Tape Dimensions

Figure 11 details the orientation of the CYBLE-212020-01 in the tape as well as the direction for unreeling.

Figure 11. Component Orientation in Tape and Unreeling Direction

Document Number: 002-12597 Rev. ** Page 33 of 38

Page 34

PRELIMINARY

CYBLE-212020-01

Figure 12 details reel dimensions used for the CYBLE-212020-01.

Figure 12. Reel Dimensions

The CYBLE-212020-01 is designed to be used with pick-and-place equipment in an SMT manufacturing environment. The center-of-mass for the CYBLE-212020-01 is detailed in Figure 13.

Figure 13. CYBLE-212020-01 Center of Mass (Seen from Top)

Document Number: 002-12597 Rev. ** Page 34 of 38

Page 35

PRELIMINARY

CYBLE-212020-01

Ordering Information

The CYBLE-212020-01 part number and features are listed in the following table.

Part Number

CYBLE-212020-01 48 256 Yes 2 4 1 Msps Yes Yes 31-SMT Tape and Reel Yes

CPU

Speed

(MHz)

Flash

Size (KB)

CapSense SCB TCPWM

12-Bit

SAR

ADC

I2S LCD Package Packing Certified

Part Numbering Convention

The part numbers are of the form CYBLE-ABCDEF-GH where the fields are defined as follows.

For additional information and a complete list of Cypress Semiconductor BLE products, contact your local Cypress sales representative. To locate the nearest Cypress office, visit our website.

U.S. Cypress Headquarters Address 198 Champion Court, San Jose, CA 95134 U.S. Cypress Headquarter Contact Info (408) 943-2600 Cypress website address http://www.cypress.com

Document Number: 002-12597 Rev. ** Page 35 of 38

Page 36

PRELIMINARY

CYBLE-212020-01

Acronyms

Acronym Description

BLE Bluetooth Low Energy Bluetooth SIG Bluetooth Special Interest Group CE European Conformity CSA Canadian Standards Association EMI electromagnetic interference ESD electrostatic discharge FCC Federal Communications Commission GPIO general-purpose input/output IC Industry Canada IDE integrated design environment KC Korea Certification MIC Ministry of Internal Affairs and Communications (Japan) PCB printed circuit board RX receive QDID qualification design ID SMT surface-mount technology; a method for producing electronic circuitry in which the components are placed

TCPWM timer, counter, pulse width modulator (PWM) TUV Germany: Technischer Überwachungs-Verein (Technical Inspection Association) TX transmit

directly onto the surface of PCBs

Document Conventions

Units of Measure

Symbol Unit of Measure

°C degree Celsius kV kilovolt mA milliamperes mm millimeters mV millivolt µA microamperes µm micrometers MHz megahertz GHz gigahertz Vvolt

Document Number: 002-12597 Rev. ** Page 36 of 38

Page 37

PRELIMINARY

CYBLE-212020-01

Document History Page

Document Title: CYBLE-212020-01 EZ-BLEPRoC Bluetooth 4.2 Module Document Number: 002-12597

Revision ECN

** MINS 04/21/2016 Preliminary datasheet for CYBLE-212020-01 module.

Orig. of Change

Submission

Date

Description of Change

Document Number: 002-12597 Rev. ** Page 37 of 38

Page 38

PRELIMINARY

CYBLE-212020-01

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface Lighting & Power Control cypress.com/go/powerpsoc Memory cypress.com/go/memory PSoC cypress.com/go/psoc Touch Sensing cypress.com/go/touch USB Controllers cypress.com/go/USB Wireless/RF cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2016. Th is document is the prop erty of Cypress Semicond uctor Corporati on and its subsidi aries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenc ed in this d ocument ("Sof tware") , is owned by C ypress under the intelle ctual prope rty laws and trea ties of the Un ited S t ates and othe r countries wor ldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-e xclus ive, nontr ansfer able lice nse ( wit hout t he r ight to sub license ) ( 1) u nder i ts copy right rig ht s in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and dist ributors), solely for use on Cypress hardwa re product unit s, and (2) under th ose claims of Cypress's patent s that are infring ed by the Sof tware (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the applicatio n or use of any product or circuit described in this do cumen t. Any information provided in this document, includin g a ny sa mp l e d esi gn info rm a tion or programming code, is provided only for r efe r ence pu r poses. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypre ss product s are not designed, intended, or authorized for use as critical components in systems designed or in ten ded for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury , death, or property d amage ("Unintended Uses"). A critical co mponent is any compone nt of a device or system whose fa ilure to perform can be reaso nably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or rel ated to all Un inten ded Uses of Cyp ress p rodu cts. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Sp ansio n, the Spansion logo, and combinations thereof, PSo C, CapS ense, EZ-USB, F- RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-12597 Rev. ** Revised April 21, 2016 Page 38 of 38

Cypress EZ-BLE PRoC User Manual

Specifications and Main Features

Frequently Asked Questions

User Manual