Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by
and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty
provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create
derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, transla tion, compilation, or representation of this Source
Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described
herein. Cypress does not assume any liability arising out of the applica tion or use of any product or circuit described herein.
Cypress does not authorize its products for use as critical components in life-support systems whe re a malfunction or failure
may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all
charges.
Use may be limited by and subject to the applicable Cypress software license agreement.
®
Creator™ is a trademark and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks
PSoC
or registered trademarks referenced herein are property of the respective corporations.
Flash Code Protection
Cypress products meet the specifications contained in their particular Cypress PSoC Data Sheets. Cypress believes that its
family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used.
There may be methods, unknown to Cypress, that can breach the code protecti on features. Any of these methods, to our
knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as ‘unbreakable’.
Cypress is willing to work with the customer who is concerned about the inte grity of their code. Co de prot ection i s constantly
evolving. We at Cypress are committed to continuously improving the code protection features of our products.
Thank you for your interest in the CY8CKIT-030 PSoC® 3 Development Kit. This kit allows you to
develop precision analog and low power designs using PSoC 3. You can design your own projects
with PSoC Creator™ or by altering sample projects prov ided with this kit.
The CY8CKIT-030 PSoC 3 Development Kit is based on the PSoC 3 family of dev ices. PSoC 3 is a
Programmable System-on-Chip™ platform for 8- and 16-bit applications. It combines precision
analog and digital logic with a high-performance CPU. With PSoC, you can create the exact
combination of peripherals and integrated proprietary IP to meet your application requirements.
1.1Kit Contents
The PSoC 3 Development Kit contains:
■ Development board
■ Kit CD
■ Quick Start Guide
■ USB A to Mini B cable
■ 3.3 V LCD module
Inspect the contents of the kit; if you find any part missing, contact your n earest Cypress sales office
for help.
1.2PSoC Creator
Cypress's PSoC Creator software is a state-of-the-art, easy-to-use integrated development
environment (IDE) that introduces a game-changing, hardware and software design environment
based on classic schematic entry and revolutionary embedded design methodology.
With PSoC Creator, you can:
■ Create and share user-defined, custom peripherals using hierarchical schematic design.
■ Automatically place and route select components and integrate simple glue logic, normally
located in discrete muxes.
■ Trade-off hardware and software design considerations allowing you to focus on what matters
and getting to market faster.
PSoC Creator also enables you to tap into an entire tools eco system with integrated compiler tool
chains, RTOS solutions, and prod uction programmers to support both PSoC 3 and PSoC 5.
This chapter describes how to install and configure the PSoC 3 Development Kit. Chapter 3
describes the kit operation. It explains how to program a PSoC 3 device with PSoC Programmer and
use the kit with the help of an example project. To reprogram the PSoC device with PSoC Creator,
refer to the CD installation instructions for PSoC Creator. Chapter 4 details the hardware operation.
Chapter 5 provides instructions to create a simple example project. The Appendix section provides
the schematics and BOM associated with the PSoC 3 Development Kit.
2.2CD Installation
Follow these steps to install the PSoC 3 Development Kit software:
1. Insert the kit CD into the CD drive of your PC. The CD is designed to auto-run and the kit menu
appears.
Figure 2-1. Kit Menu
Note If auto-run does not execute, double-click AutoRun on the root directory of the CD.
After the installation is complete, the kit contents are available at the following location:
C:\Program Files\Cypress\PSoC 3 Development Kit\1.0
2.3Install Hardware
No hardware installation is required for this kit.
2.4Install Software
When installing the PSoC 3 Development Kit, the installer checks if your system has the required
software. These include PSoC Creator, PSoC Programmer, Windows Installer, .NET, Acrobat
Reader, and KEIL Complier. If these applications are not installed, then the installer prompts you to
download and install them.
Install the following software from the kit CD:
1. PSoC Creator
2. PSoC Programmer 3.12.3 or later
Note When installing PSoC Programmer, select Typical on the Installation Type page.
3. Example projects (provided in the Firmware folder)
2.5Uninstall Software
The software can be uninstalled using one of the following methods:
■ Go to Start > Control Panel > Add or Remove Programs; select the Remove button.
■ Go to Start > All Programs > Cypress > Cypress Update Manager > Cypress Update Man-
ager; select the Uninstall button.
■ Insert the installation CD and click Install PSoC 3 Development Kit button. In the CyInstaller
for PSoC 3 Development Kit 1.0 window, select Remove from the Installation T ype drop-down
The example projects in the PSoC 3 Development Kit help you develop precision analog
applications using the PSoC 3 family of devices. The board also has hooks to enable low power
measurements for low power application development and evaluation.
3.2Programming PSoC 3 Device
The default programming interface for the board is a USB based on-board programming interface.
To program the device, plug the USB cable to the programming USB connector J1, as shown in the
following figure.
Figure 3-1. Connect USB Cable to J1
When plugged in, the board enumerates as DVKProg. After enumeration, initiate, build, and then
program using PSoC Creator.
When using on-board programming, it is not necessary to power the board from the 12-V or 9-V DC
supply or a battery. The USB power to the programming section can be used.
If the board is already powered from another source, plugging in the programming USB does not
damage the board.
The PSoC 3 device on the board can also be programmed using a MiniProg3 (CY8CKIT-002). To
use MiniProg3 for programming, use the connector J3 on the board as shown in the following figure.
Note The MiniProg3 (CY8CKIT-002) is not part of the PSoC 3 Development Kit contents. It can be
purchased from the Cypress Online Store.
Figure 3-2. Connect MiniProg
With the MiniProg3, programming is similar to the on-board programmer; however, the setup
enumerates as a MiniProg3.
■ Vin rail: This is where the input of the on-board regulators are connected. This domain is
powered through protection diodes.
■ 5-V rail: This is the output of the 5-V regulator U2. The rail is a fixed 5 V output regardless of
jumper settings. The voltage in this rail can be less than 5 V only when the board is powered by
the USB. This 5-V rail powers the circuits that require fixed 5 V supply.
■ 3.3-V rail: This is the output of the 3.3-V regulator U4. This rail remains 3.3 V regardless of
jumper settings or power source changes. It powe rs the circui t s requ iring fixed 3.3 V supply such
as the on-board programming section.
■ Vddd rail: This rail provides power to the digital supply for the PSoC device. It can be derived
from either the 5 V or 3.3 V rail. The selection is made using J10 (3-pin jumper).
■ Vdda rail: This rail provides power to the analog supply of the PSoC device. It is the output of a
low noise regulator U1. The regulator is a variable output voltage and can be either 3.3 V or 5 V.
This is done by changing the position on J11 (3-pin jumper).
The following block diagram shows the structure of the power system on the board.
Figure 4-2. Power System Structure
Two jumpers govern the power rails on the board. J10 is responsible for the selection of Vddd (digital
power) and J11 selects Vdda (analog power).
The jumper settings for each power scheme are as follows.
Powering SchemeJumper Settings
Vdda = 5 V, Vddd = 5 VJ10 in 5 V setting and J11 in 5 V setting.
Vdda = 3.3 V, Vddd = 3.3 VJ10 in 3.3 V setting and J11 in 3.3 V setting.
Vdda = 5 V, Vddd = 3.3 VJ10 in 3.3 V setting and J11 in 5 V setting.
Vdda = 3.3 V, Vddd = 5 V
Warning:
■ The PSoC device performance is guaranteed when Vdda is greater than or equal to Vddd. Fail-
ure to meet this condition can have implications on the silicon performance.
■ When USB power is used, ensure a 3.3 V setting on both analog and digital supplies. This is
because, the 5 V rail of the USB power is not accurate and is not recommended.
4.2.1.2Grounding Scheme
The board is designed considering analog designs as major target applications. Therefore, the
grounding scheme in the board is unique to ensure precision analog performance.
There are three types of ground on this board:
■ GND - This is the universal ground where all the regulators are referred. Both Vssd and Vssa
connect to this ground through a star connection.
■ Vssd - This is the digital ground and covers the digital circuitry present on the board, such as
RS232 and LCD.
■ Vssa - This is the analog ground and covers the grounding for analog circuitry present on the
board, such as the reference block.
Can be achieved, but is an invalid condition because the PSoC 3 silicon
performance cannot be guaranteed.
When creating custom circuitry in the prototyping area provided on the board, remember to use the
Vssa for the sensitive analog circuits and Vssd for the digital ones.
Port E on the board is the designated analog expansion connector. This connector brings out
ports 0, 3, and 4, which are the best performing analog ports on PSoC 3 and PSoC 5 devices. The
expansion connector, port E, has two types of grounds. One is the analog ground (GND_A in silk
screen, Vssa in the schematic), which connects directly to the analog ground on the board. The
other ground known simply as GND, is used for the digital and high current circuitry on the
expansion board. This differentiation on the connector grounds helps the expansion board designer
to separate the analog and digital ground on any high precision analog boards being designed for
port E.
4.2.1.3Low Power Functionality
The kit also facilitates application development, which requires low power consumption. Low power
functions require a power measurement capability, also available in this kit.
The analog supply is connected to the device through the zero-ohm resistor (R23). By removing this
resistor and connecting an ammeter in series using the test points, Vdda_p and Vdda, you can
measure the analog power used by the system.
The digital supply can be monitored by removing connection on the jumper J10 and connecting an
ammeter in place of the short. This allows to measure the digital power used by the system.
The board provides the ability to measure analog and digital power separately. T o measure power at
a single point, rather than at analog and di git al sep ar ately, remove the resistor R23 to disconnect the
analog regulator from powering the Vdda and short Vdda and Vddd through R30. Now, the net
power can be measured at the J10 jumper similar to the digital power measurement. To switch
repeatedly between R23 and R30, moving around the zero-ohm resistors can be discomforting.
Hence, a J38 (unpopulated) is provided to populate a male 3 -pi n he ader a nd h ave a shor tin g jum per
in the place of R23/R30.
Hardware
While measuring device power, make the following changes in the board to avoid leakage through
other components that are connected to th e device power rails.
■ Disconnect the RS232 power by disconnecting R58. An additional jumper capability is available
as J37 if you populate it with a 2-pin male header.
■ Disconnect the potentiometer by disconnecting J30.
■ Ground the boost pins if boost operation is not used by po pulating R1, R28, and R29. Also make
sure R25 and R31 are not populated.
4.2.2Programming Interface
This kit allows programming in two modes:
■ Using the on-board programming interface
■ Using the JTAG/SWD programming interface that uses a MiniProg3
4.2.2.1On-board Programming Interface
The on-board programmer interfaces with your PC through a USB connector marked as USB
programming.
When the USB programming is plugged into the PC, it enumerates as DVKProg and you can use the
normal programming interface from PSoC Creator to program this board through the on-board
programmer.
A zero-ohm resistor R9 is provided on the board to disconnect power to the on-board programme r.
4.2.2.2JTAG/SWD Programming
Apart from the on-board programming interface, the board also provides the option of using the
MiniProg3. This interface is much faster than the on-board program interface. The JTAG/SWD
programming is done through the 10-pin connector, J3.
The JTAG/SWD programming using J3 requires the MiniProg3 programmer, which can be
purchased from http://www.cypress.com.
4.2.3USB Communication
The board has a USB communications interface that uses the connector, as shown in Figure 4-6.
The USB connector connects to the D+ and D– lines on the PSoC to enable development of USB
applications using the board. This USB interface can also supply power to the board as di scussed in
The PSoC 3 device has a unique capability of working from a voltage supply as low as 0.5 V. This is
possible using the boost convertor. The boost convertor uses an external inductor and a diode.
These components are pre-populated on the board. Figure 4-7 shows the boost convertor.
To enable the boost convertor functionality, make the following hardware changes on the board.
■ Populate resistors R25, R27, R29, and R31
■ Ensure that R1 and R28 are not populated
After making these changes, you can make a boost convertor based design by making the
appropriate configurations in the project. The input power supply to the boost convertor must be
provided through the test points marked Vbat and GND.
PSoC 3 has an on-chip Real Time Clock (RTC), which can function in sleep. This requires an
external 32-kHz crystal, which is provided on board to facilitate RTC based designs. The PSoC 3
also has an option for an external MHz crystal in applications where the IMO tolerance is not
satisfactory. In these applications, the board has a 24-MHz crystal to provide an accurate main
oscillator.
4.2.6PSoC 3 Development Kit Expansion Ports
The PSoC 3 Development Kit has two expansion ports, Port D and Port E, each with their own
unique features.
4.2.6.1Port D
This is the miscellaneous port on the board. It is designe d to handle CapSense based application
boards and digital application boards. The signal routing to this port adheres to the stringent
requirements posed to provide good performance CapSense. This port can also be used for other
functions and Expansion Board Kits (EBKs).
This port is not designed for precision analog performance. The pins on the port are functionally
compatible to port B of the PSoC Development Kit. So any project made to function on port B of the
PSoC Development Kit can be easily ported over to port D on this board. A caveat to this is that
there is no opamp available on this port; therefore, opamp based designs are not recommended for
use on this port.
This is the analog port on this kit and has special layout considerations. It also brings out all analog
resources such as dedicated opamps to a single connect. Therefore, this port is ideal for precision
analog design development. This port is functionally compatible to port A of the PSoC Development
Kit and it is easy to port application developed on port A.
There are two types of grounds on this port, CGND1 and CGND2. The two grounds are conne cted to
the GND on the board, but are provided for expansion boards desig ned for analog performance. The
expansion boards have an analog and digital ground. The two grounds on this port help to keep it
distinct even on this board until it reaches the GND plane.
The board has an RS-232 transceiver on board for designs using RS-232 (UART). The RS-232
section power can be disconnected through a single resistor R58. This is useful for low-power
designs.
Figure 4-10. RS-232 Interface
4.2.8Prototyping Area
The prototyping area on the board has two complete ports of the device for simple custom circuit
development. The ports in the area are port 0 and port 3, which bring out the four dedicated opamp
pins on the device. Therefore, these ports can be used with the prototyping area to create simple yet
elegant analog designs. It also brings SIOs such as port 12[4], port 12[5], port 12[6], and port 12[7]
and GPIOs such as port P6[0] and port P6[6]. There is power and ground connections close to the
prototyping space for convenience.
The area also has four LEDs and two switches for applications development. The two switches on
the board are hard-wired to port 15[5] and port 6[1]. Two LEDs out of the four are hard-wired to port
6[2] and port 6[3] and the other two are brought out on pads closer to the prototyping area.
This area also comprises of a potentiometer to be used for analog system development work. The
potentiometer connects from Vdda, whic h is a n o ise free supply and is hence capable of being used
for low noise analog applications. Potentiometer output is available on P6[5] and VR o n header P6 in
prototyping area.
4.2.9Character LCD
The kit has a character LCD module, which goes into the character LCD header, P8. The LCD runs
on a 3.3-V supply and can function regardless of the voltage on which PSoC is powered. There is a
zero-ohm resistor setting available on the LCD section (R71/72), making it possible to convert it to a
3.3 V LCD.
CAUTION: When the resistor is shifted to support a 5 V LCD module, plugging in a 3.3 V LCD mod-
ule into the board can damage the LCD module.
Figure 4-12. Pin 1 Indication
The board layout has considered the special requirements for CapSense. It has two CapSense
buttons and a 5-element CapSense slider. The CapSense buttons are connected to pins P5[6] and
P5[5]. The slider elements are connected to pins P5[0:4].
The Cmod (modulation capacitor) is connected to pin P6[4] and an optional Rb (bleeder resistor) is
available on P15[4].
This example code measures a simple analog voltage controlled by the potentiometer. The code
uses the internal Delta-Sigma ADC configured for a 20-bit operation; the ADC range is 0 to Vdda.
The voltage measurement resolution is in microvolts. The results are displayed on the character
LCD module.
Note The PSoC 3 Development Kit is factory-programmed with the Voltage Display example
project.
5.1.2Hardware Connections
The example requires the character LCD on P8. Because it uses the potentiometer, the jumper
POT_PWR should be in place. This connects the potentiometer to the Vdda.
5.1.3Del-Sig ADC Configuration
Figure 5-2. Delta-Sigma ADC Configuration
The Del-Sig ADC is configured as follows:
■ Continuous mode of operation is selected because the ADC scans only one channel.
■ Conversion rate is set to 187 samples/sec, which is the maximum sample rate possible at 20-bit
resolution.
■ Range is set to Vssa to Vdda in single ended mode because the potentiometer ou tp ut is a single
ended signal that can go from 0 to Vdda. Therefore, at 20-bit resolution, the ADC will resolve in
steps of Vdda/2
Build and program the example project and reset the device. The LCD shows the voltage reading
corresponding to the voltage on the potent iometer. Figure 5-3 demonstrates the functionality. When
you turn the potentiometer, the voltage value changes. You can also verify the voltage on the
potentiometer using a precision multimeter.
Note The potentiometer connects to a differential ADC, which works in single-ended mode. This
means the ADC input is measured against internal Vssa. Any offset in the measurement can be
positive or negative. This can result in a small offset voltage, even when the potentiometer is zero.
Figure 5-3. Voltage Display
Example Projects
5.2Intensity LED
5.2.1Project Description
This example code uses a pulse width modulator ( PWM) to illumin ate an LED. When the pul se wid th
of the PWM varies, the LED brightness changes. By continuously varying the pulse width of the
PWM, the example code makes an LED go from low brightness to a high brightness and back.
5.2.2Hardware Connections
No hardware connections are required for this project, because all the connectio ns ar e ha rd wired to
specific pins on the board.
When the example code is built and programmed into the device, reset the device by pressing the
RESET button or power cycling the board.
The project output is LED3 glowing with a brightness control that changes with time (see Figure 5-4).
Figure 5-4. Verify Output - Example Project
5.3Low Power Demonstration
5.3.1Project Description
This example project demonstrates the low power functionality of PSoC 3. The project implements
an RTC based code, which goes to sleep and wakes up on the basis of switch input s.
The RTC uses an accurate 32-kHz clock generated using the external cryst al provid ed on the boar d.
When there is a key press, the device is put to sleep while the RTC is kept active.
5.3.2Hardware Connections
The project requires a 3.3 V LCD to view the time display. No extra connections are required for
project functionality. To make low power measurements using this project, refer and implement the
changes proposed in Low Power Functionality on page 15.
5.3.3V erify Output
In normal operation, the project displays the time star ting from 00:00:00. When you press the SW2
button, the device is put to sleep. If an ammeter is connected to measure the system current (refer
Low Power Functionality on page 15 for details), a system current of less than 2 µA is displayed.
The device wakes up when SW2 is pressed again and displays the time on the LCD. The following
figures show the output display.
This example project provides a platform to build CapSense based projects using PSoC 3. The
example uses two CapSense buttons and one 5-element slider provided on the board. Each
capacitive sensor on the board is scanned using the Cypress CSD algorithm. The buttons are pretuned in the example code to take care of factors such as board parasitic.
5.4.2Hardware Connections
This project uses the LCD for display; therefore, ensure that it is plugged into the port. There ar e no
specific hardware connections required for this project because all connections are hard wired on
the board.
Build and program the example project and reset the device. The LCD displays the status of the two
buttons as ON/OFF . The LCD also shows the slider touch position as a percentage. When you touch
either of the buttons, the corresponding button's state changes on the LCD. When the slider is
touched, the corresponding finger posit io n is displa ye d as a pe rc en tage on the LCD.
This project demonstrates sine wave generation by using an 8-bit DAC and DMA. The sine wave
period is based on the current value of the ADC value of the potentiometer.
The firmware reads the voltage output by the board potentiometer and displays the raw counts on
the board character LCD display. An 8-bit DAC outputs a table generated sine wave to an LED using
DMA at a frequency proportional to the ADC count.
5.5.2Hardware Connections
For this example, the character LCD must be installed on P8. The example uses the potentiometer;
therefore, the jumper POT_PWR should also be in place. This jumper connects the potentiometer to
the Vdda.
5.5.3V erify Output
Build, program the device, and press the Reset button on the PSoC 3 Development Kit to see the
ADC output displayed on the LCD. LED4 is an AC signal output whose period is based on the ADC.
Turning the potentiometer results in LCD value change. This also results in change in the period of
the sine wave fed into LED4, which can also be observed.