Single Board Computer Full Size PICMG with
LANx2,Video,Audio,SATA
SPI-8550-LLVAS
User’s Manual
CONTEC CO.,LTD.
Page 2
Check Your Package
Thank you for purchasing the CONTEC product.
The product consists of the items listed below.
Check, with the following list, that your package is complete. If you discover damaged or missing
items, contact your retailer.
Product Configuration List
- Board [SPI-8550-LLVAS]…1
- Product Guide …1
- IPC Precaution List ...1
- Driver disk utility *1 (CD-ROM) ...1
- IDE 80 pin Ribbon Cable...1
- IDE 40 pin Ribbon Cable...1
- SATA Cable...2
- FDD Ribbon Cable...1
- 2 Serial port (9pin D-SUB male x 2) ribbon cable (with bracket) ...1
- Parallel port (25pin D-SUB female x 1) ribbon cable (with bracket) ...1
- Audio jack ribbon cable (with bracket)...1
- 6 pin mini-DIN cable (2 in 1 for PS2 Mouse & Keyboard functions)
- DVI-Analog RGB conversion adapter...1
- Jumper short pin (2mm)...5
*1 The CD-ROM contains the driver software and User’s Manual (this Manual)
Board
2 serial ports
(9pin D-SUB male x 2)
ribbon cable
(with bracket)
x 5
Jumper short pin
(2mm)
SPI-8550-LLVAS
Ribbon Cable
(25pin D-SUB female x 2)
DVI-Analog RGB
Convertion Adapter
IDE 80 pin
Parallel port
ribbon cable
(with bracket)
IDE 40 pin
Ribbon Cable
Audio jack ribbon cable
(with bracket)
Driver disk utility
[CD-ROM]
SATA cable
Product
Guide
Product Guide
x 2
Floppy Ribbon Cable
6 pin mini-DIN cable
(2 in 1 for PS2 Mouse
& Keyboard functions)
IPC Precaution
List
IPC Precaution List
i
Page 3
Copyright
Copyright 2005 CONTEC CO., LTD. ALL RIGHTS RESERVED
No part of this document may be copied or reproduced in any form by any means without prior written
consent of CONTEC CO., LTD.
CONTEC CO., LTD. makes no commitment to update or keep current the information contained in this
document. The information in this document is subject to change without notice.
All relevant issues have been considered in the preparation of this document. Should you notice an
omission or any questionable item in this document, please feel free to notify CONTEC CO., LTD.
Regardless of the foregoing statement, CONTEC assumes no responsibility for any errors that may
appear in this document nor for results obtained by the user as a result of using this product.
Trademarks
Intel, Celeron and Pentium are registered trademarks of Intel Corporation.
MS, Microsoft, Windows and Windows NT are trademarks of Microsoft Corporation. Other brand and
product names are trademarks of their respective holder.
All Other product names or trademarks are properties of their respective owners.
Caution about Battery
Danger of explosion if battery is incorrectly replaced.
Replace only with the same or equivalent type recommended by the manufacturer.
Dispose of used batteries according to the local ordinances or regulations.
SPI-8550-LLVAS
ii
Page 4
Table of Contents
Check Your Package ................................................................................................................................ i
Caution about Battery..............................................................................................................................ii
Table of Contents ................................................................................................................................... iii
1. INTRODUCTION 1
About the SBC......................................................................................................................................... 1
CPU Installation: ................................................................................................................................... 13
Main Memory Installation: DIMM1/2 .................................................................................................. 14
Main Menu ............................................................................................................................................ 46
Boot Features .................................................................................................................................. 58
Security Menu ....................................................................................................................................... 59
Power Menu........................................................................................................................................... 60
Boot Menu .............................................................................................................................................64
Exit Menu .............................................................................................................................................. 65
POST Codes .......................................................................................................................................... 67
SPI-8550-LLVAS
v
Page 7
SPI-8550-LLVAS
vi
Page 8
1. Introduction
1. Introduction
About the SBC
This product is a PICMG-compliant, full-size single-board computer with the Intel(R) 855GME chipset.
It supports the Intel(R) Pentium(R) M processor 1.6G - 2.0GHz (FSB 400 MHz) or Intel(R) Celeron(R)
M processor 1.3G - 1.5GHz (FSB 400 MHz). While accepting up to 2 GB of SDRAM, the board is
designed as an all-in-one computer coming standard with a variety of interfaces including the serial ATA
(SATA) and Gigabit LAN connectors. It also has the DVI-I and LVDS interfaces to support DualView.
It is bootable from a CF card as it has a CF card slot (Type I/II) as well.
When connecting external devices or building the system, please read this manual carefully.
Features
- The corresponding CPU is as follows :
Intel(R) Pentium(R) M processor 1.6G - 2.0GHz(FSB400MHz),
Intel(R) Celeron(R) M processor 1.3G - 1.5GHz (FSB400MHz)
- PICMG-compliant CPU board designed as an all-in-one computer standard with a variety of
interfaces such as LAN x 2 (one of which supports Gigabit LAN), VGA, DVI-I, LVDS, EIDE,
USB 2.0 x 6, serial, parallel, and PS/2 keyboard/mouse.
- Intel(R) 855GME + ICH4 chipset
- Max. 2GB DDR SDRAM, and ECC function support.
- Equipped with two channels of serial ATA (SATA) ports, capable of connecting storage devices in
RAID (0/1).
- Equipped with DVI-I and LDVS, supports Dual View.
- Incorporates an LVDS interface that can connect directly to an LCD display.
- GIGA bit LAN using Intel 82541 controller
- Equipped with a CF card slot (Type I/II), enabling boot-up from a CF card.
SPI-8550-LLVAS
1
Page 9
1. Introduction
Option List
CPU
- PCPM-16F Pentium M 1.6GHz CPU with Heatsink-Fan
- PCPMC-13F Celeron M 1.3GHz CPU with Heatsink-Fan
- USB Connector Cable USB connector shielded cable
SPI-8550-LLVAS
2
Page 10
1. Introduction
Customer Support
CONTEC provides the following support services for you to use CONTEC products more efficiently and
comfortably.
Web Site
Japanese http://www.contec.co.jp/
English http://www.contec.com/
Chinese http://www.contec.com.cn/
Latest product information
CONTEC provides up-to-date information on products.
CONTEC also provides product manuals and various technical documents in the PDF.
Free download
You can download updated driver software and differential files as well as sample programs available in
several languages.
Note! For product information
Contact your retailer if you have any technical question about a CONTEC product or need its price,
delivery time, or estimate information.
Limited One Year Warranty
CONTEC Industrial CPU board is warranted by CONTEC CO., Ltd. to be free from defects in material
and workmanship for up to one year from the date of purchase by the original purchaser.
Repair will be free of charge only when this device is returned freight prepaid with a copy of the original
invoice and a Return Merchandise Authorization to the distributor or the CONTEC group office from
which it was purchased.
This warranty is not applicable for scratches or normal wear, but only for the electronic circuitry and
original boards. The warranty is not applicable if the device has been tampered with or damaged through
abuse, mistreatment, neglect, or unreasonable use, or if the original invoice is not included, in which case
repairs will be considered beyond the warranty policy.
How to Obtain Service
For replacement or repair, return the device freight prepaid, with a copy of the original invoice. Please
obtain a Return Merchandise Authorization Number (RMA) from our Sales Administration Department
before returning any product.
* No product will be accepted by CONTEC group without an RMA number.
Liability
The obligation of the warrantor is solely to repair or replace the product. In no event will the warrantor
be liable for any incidental or consequential damages due to such defect or consequences that arise from
inexperienced usage, misuse, or malfunction of this device.
SPI-8550-LLVAS
3
Page 11
1. Introduction
Safety Precautions
Understand the following definitions and precautions to use the product safely.
Safety Information
This document provides safety information using the following symbols to prevent accidents resulting in
injury or death and the destruction of equipment and resources. Understand the meanings of these
labels to operate the equipment safely.
DANGER
WAR NI NG
CAUTION
Handling Precautions
CAUTION
- Do not modify the product. CONTEC will bear no responsibility for any problems, etc., resulting
from modifying this product.
- Do not strike or bend the board.
Otherwise, the board may malfunction, overheat, cause a failure or breakage.
- Do not touch the board's metal plated terminals (edge connector) with your hands.
Otherwise, the board may malfunction, overheat, or cause a failure. If the terminals are touched by
someone's hands, clean the terminals with industrial alcohol.
- There are switches and jumpers on the board that need to be set in advance. Be sure to check these
before installing to the expansion slot.
- Only set the switches and jumpers on the board to the specified settings.
Otherwise, the board may malfunction, overheat, or cause a failure.
DANGER
Danger of explosion if battery is incorrectly replaced. Replace only with the same or equivalent
type recommended by the manufacturer. Dispose of used batteries according to the manufacturer’s
instructions.
DANGER indicates an imminently hazardous situation which, if not avoided, will
result in death or serious injury.
WARNING indicates a potentially hazardous situation which, if not avoided, could
result in death or serious injury.
CAUTION indicates a potentially hazardous situation which, if not avoided, may
result in minor or moderate injury or in property damage.
SPI-8550-LLVAS
4
Page 12
1. Introduction
Environment
Use this product in the following environment. If used in an unauthorized environment, the board may
overheat, malfunction, or cause a failure.
Operating temperature
0 - 60°C
Operating humidity
10 - 90%RH (No condensation)
Corrosive gases
None
Floating dust particles
Not to be excessive
Inspection
Inspect the product periodically as follows to use it safely.
- Check that the board has
no dust or foreign matter adhering.
- Check that the bus connector
of the board and its cable have
been plugged correctly.
- The gold-plated leads of the bus connector
have no stain or corrosion.
Storage
When storing this product, keep it in its original packing form.
(1) Put the board in the storage bag.
(2) Wrap it in the packing material, then put it in the box.
(3) Store the package at room temperature at a place free from direct sunlight, moisture, shock,
vibration, magnetism, and static electricity.
Disposal
When disposing of the product, follow the disposal procedures stipulated under the relevant laws and
municipal ordinances.
SPI-8550-LLVAS
5
Page 13
1. Introduction
SPI-8550-LLVAS
6
Page 14
2. System Reference
Specification
2. System Reference
Table 2.1. Functional Specifications <1/2>
Type Specification
CPU(Option)
Cache Built in CPU
Processor socket Socket 478
Memory(Option) Max.2GB, 184 pin DIMM socket x 2, PC2700 DDR SDRAM, Supported ECC
Chipset Intel(R) 855GME + ICH4
BIOS Phoenix BIOS, PnP support
VGA
Keyboard / Mouse connector
Serial I/F
Parallel I/F
On board expansion bus None
LAN Port
IDE I/F
SATA I/F
FDD I/F
CF Slot *3 Type I/II x 1, IDE secondary port connection, Support booting *4
SSD Socket None
USB Port 6ch USB2.0 compliant ports, Three box-header 10-pin connector
RAID RAID 0 or 1 is supported by connection HDD drive to the SATA I/F
Audio
Watchdog Timer
General-purpose I/F None
Hardware Monitor Monitoring of the temperature of CPU and board, power supply voltage, and fan speed
RTC/CMOS
Intel(R) Pentium(R) M Processor 1.6GHz - 2.0GHz (FSB400MHz),
Intel(R) Celeron(R) M Processor 1.3GHz - 1.6GHz (FSB400MHz)
478pin FC-PGA
Built in Intel 855GME,
One Analog RGB/Panel Link I/F (One DVI-I connector),
One LVDS(18bit) I/F (Two box-header 20-pin connectors)
One PS/2 keyboard/Mouse connector(Bundled the 2 in 1 cable) , One box-header 5-pins
connector for external keyboard
16550 UART
Two box-header 10-pin connector (RS-232C x 1, RS-232C/422/485 x 1),
Baud rate: 50 - 115,200bps (programmable)
One box-header 26-pin connector,
One high-speed parallel port, support SPP/EPP/ECP mode
1000BASE-T/100BASE-TX/10BASE-T Intel 82541PI controller *1
100BASE-TX/10BASE-T, Intel ICH4 integrated controller
Two RJ-45 connectors, Wake On LAN support
Two EIDE ports, up to four IDE devices,
Two box-header 40-pin connectors, support Ultra DMA 33/66/100 *2,
The CF card slot and it shares with a secondary port.
Two Serial ATA 1.0 compliant ports,
Controller: Silicon Image Sil3512 (RAID 0/1 support)
One FDD port, up to two floppy drives (360KB, 720KB, 1.2MB, 1.44MB, 2.88MB) ,
One box-header 34-pin connector, 3.5 inch 2mode I/F
AC97 CODEC., One pin-header 10-pin connector for speaker-out, line-in,
microphone-in.
1 - 255sec, 255 level
When time up: RESET
The RTC(real-time clock) and CMOS data backup by the lithium battery.
The coin type Lithium battery specification is shown in table
Specification CR2450
* Backup time: Over 7 years at none AC power 25ºC.
* Real Time Clock accurate:
Voltage 3V
Capacity 620mAh
Weigh 6.3g
±3 minutes/month at 25ºC.
SPI-8550-LLVAS
7
Page 15
2. System Reference
Table 2.1. Functional Specifications <2/2>
Type Specification
Power Management
Bus specification/Size(mm) PCI/ISA (PICMG) / 338(L) x 122(H)
DC Power Requirements
Power supply specifications
(Max.)
Operating temperature/
Operating Humidity
Storage temperature
Floating dust particles Not to be excessive
Corrosive gases None
Weight 480g
Operating System Support
*1 1000BASE-T is supported with the Windows 2000 and Windows XP.
*2 IDE secondary port cannot support by UltlaDMA66/100 mode at the time of CF card use.
*3 This CF Card slot do not have the hot-swap function. The card cannot remove from slot and attach to slot at the time
of a power supply ON.
The card may be damaged if a power supply is turned off at the time of card access.
*4 IDE secondary port can support one drive at the time of CF card use.
*5 Depends on the specification of CPU and heat sink.
Power management setup via BIOS
Modem Ring On/Wake On LAN
Supports PC98/PC99 ACPI Power management
Windows XP Professional
Windows XP Home Edition
Windows 2000 Professional
% (For fan)
°C *5 / 10 - 90%RH(No condensation)
°C
%(Only when using the ATX power supply)
(For fan)
SPI-8550-LLVAS
8
Page 16
2. System Reference
Power Management Features
- Support both ACPI (Advanced Configuration and Power Interface) and legacy (APM) power
management.
- ACPI v2.0 compliant
- APM v1.2 compliant
- PCI bus clock run, Power Management Enable (PME) control, all with hardware automatic wake-up
- Multiple suspend power plane controls and suspend status indicators
- Normal, doze, sleep, suspend and conserve modes
- Global and local device power control
Power Requirements
Your system requires a clean, steady power source for reliable performance of the high frequency CPU
on this product, the quality of the power supply is even more important. For the best performance makes
sure your power supply provides a range of 4.75 volts minimum to 5.25 volts maximum DC power
source.
Power Consumption
For typical configurations, this product is designed to operate with at least a 200 W power supply. A
higher-wattage power supply should be used for heavily-loaded configurations. The power supply must
meet the following requirements:
- Rise time for power supply: 2 ms - 20 ms
- Minimum delay for reset to Power Good: 100 ms
- Minimum Power down warning: 1 ms
The following table lists the power supply’s tolerances for DC voltages:
Table 2.2. DC Voltage Tolerances
DC Voltage Tolerance
+5V ± 5 %
+5VSB (standby) ± 5 %
+12V ± 5 %
* +12V: Only for FAN Use
SPI-8550-LLVAS
9
Page 17
2. System Reference
Connector & Jumper Location
DIMM2
DIMM1
PW1
FAN1
CN3
CN9
CN2CN1
CN19
JP10
JP1
FAN 2
CN18
CN10
CN14
CN13
CN4
JBAT1
J1
Figure 2.1. Connector & Jumper Location
Item Content
CN1, CN2, CN3 USB ports
CN4 Primary IDE Connector
CN5 Compact Flash Slot
CN6 Secondary IDE Connector
CN7 10/100 LAN Connector
CN8 10/100/Giga LAN Connector
CN9 Parallel Port Connector
CN10 Floppy Disk Drive Connector
CN11 External Keyboard Connector
CN12 PS2Keyboard/Mouse Connector
CN13 SERIAL1 serial port Connector
CN14 SERIAL2 serial port Connector
CN15 Audio Connector
CN16 CD Audio Connector
CN17 DVI-I Connector
Item Content
CN18, CN19 LVDS Connector
CN20 Backlight Connector
CN21 Front Panel Connector
CN24 ATX control Connector
J1 External Battery Connector
J2, J3 Serial ATA Connector
JBAT1 CMOS Clear
JP1 BIOS setting Cancel
JP2 BIOS write protect
JP3 CF Setting
JP4,JP5 K/B & Mouse selector
JP9 No setup
JP10 No setup
PW1 ATX power Connector
CN6
JP2
JP7
JP6
CN20
CN21
JP9
JP8
CN5
JP3
J3
J2
CN24
CN11
JP4
CN15
CN16
CN17
CN7
CN8
CN12
JP5
SPI-8550-LLVAS
10
Page 18
Block Diagram
478 uPGA
SOCKET
CLK GEN.
ICS950812CG
Clock Buffer
W163
2. System Reference
DVI
Connector
FDD
Parallel
Panel
Link
Sil164
RGB
Audio
Jack
SERIAL2
RS232
RS422
RS485
For Option
LVD S
Connector
AC97
ALC202A
FWH BIOS
SST49LF004A
LPC SUPER I/O
W83627HF
SERIAL1
RS232
AC-Link
LPC I/F
PS/2
KB/MS
PSB
855GME
GMCH
ICH4
PCI BUS
DDR 184P DIMM 2
DDR 184P DIMM 1
DDR 200/266/333MHz
IDE
USB1 / 2
USB3 / 4
USB5 / 6
PHY
82562ET
Intel 82541
Controller
Giga LAN
PCI BUS I/F
IDE #1
IDE #2
CF
RJ-45
RJ-45
SATA Port 0
SATA Port 1
Figure 2.2. Block Diagram
SPI-8550-LLVAS
SATA
CONTROLLER
Sil3512
PCI to ISA
Birdge
ITE 8888
ISA BUS I/F
11
Page 19
2. System Reference
SPI-8550-LLVAS
12
Page 20
3. Hardware Installations
3. Hardware Installations
This chapter provides information on how to use the jumpers and connectors on this product in order to
set up a workable system.
Installation procedure
(1) Confirm the power supply is off.
(2) Install the processor with correct orientation.
(3) Mount the Heat sink on the top of the processor. (The heat sink with a fan connects a fan cable to the
fan connector on a board.)
(4) Insert the DDR DRAM module with correct orientation.
(5) Confirm this product into to PICMG back plane.
(6) Insert all external cables. (Keyboard, Mouse, LAN, etc.)
(7) Prepare a CRT monitor for CMOS setup.
(8) Turn on the power.
(9) Enter the BIOS setup mode by pressing ‘F2’ key during boot up.
(10) Use the “Load BIOS Optimal Defaults” feature.
(11) Configure the
CAUTION
The CMOS memory may be in an undefined state at power-on after a period of no battery backup.
Peripheral Setup
and the
Standard Setup
correctly.
CPU Installation:
This product supports a single Intel Celeron M or Pentium M processor (FSB 400MHz). The processor’s
VID pins automatically program the voltage regulator on the CPU card to the required processor voltage.
The host bus speed is automatically selected. The processor connects to the CPU card through the
478-pins socket.
The socket-478 comes with a turn lock to secure the processor. Make sure the notch on the corner of the
CPU corresponds with the notch on the inside of the socket.
After you have installed the processor into the socket 478, check if the configuration setup for the CPU
type and speed are correct. The CPU should always have a Heat Sink and a cooling fan attached to
prevent overheating.
Refer to the description of optional heat sink fan appending for attachment of a heat sink fan.
CAUTION
Ensure that the CPU heat sink and the CPU top surface are in total contact to avoid CPU overheating
problem that would cause your system to hang or be unstable.
SPI-8550-LLVAS
13
Page 21
3. Hardware Installations
Main Memory Installation: DIMM1/2
This product supports two single-side or double-sided DDR200/266/333 unregistered, DIMM 184-pin
sockets for a maximum total memory of 2GB.
This product supports the following memory features:
- 184-pin DIMMs with gold-plated contacts
- 200MHz, 266MHz and 333 MHz DDR SDRAM.
- ECC function support.
- 2.5V memory only.
- Single or double-sided DIMM in the following sizes:
DDR SDRAM
DDR SDRAM improves memory performance through memory access that is synchronous with the
memory clock.
This product supports single or double-sided DIMMs in the following sizes:
Table 3.1. DDR SDRAM
DIMM size Non-ECC configuration
128MB 16Mbit x 64
256MB 32Mbit x 64
512MB 64Mbit x 64
1GB 128Mbit x 64
CAUTION
All memory components and DIMMs used with this product must comply with the PC SDRAM
Specification. These include: the PC SDRAM Specification *memory component specific), the PC
Unbuffered DIMM Specification, and the PC Serial Presence Detect Specification.
SPI-8550-LLVAS
14
Page 22
3. Hardware Installations
USB Connector: CN1 / CN2 / CN3
This product have six USB(v2.0 compliant) ports. Three box-header connectors (CN1,CN2,CN3). These
box-header connectors are for the optional USB cable to provide two A Type connectors.
Table 3.2. USB box-header Connector
CN1/CN2/CN3
9
10
* Optional USB Cable : USB Connector Cable
CAUTION
Pin No.Function Pin No.Function
1 VCC2 2 VCC3
1
3 USBP2- 4 USBP35 USBP2+ 6 USBP3+
2
7 GND 8 GND
9 NC 10 GND
Computer systems that have an unshielded cable attached to a USB port may not meet FCC Class B
requirements, even if no device or a low-speed USB device is attached to the cable. Use shielded
cable that meets the requirements for full-speed devices.
SPI-8550-LLVAS
15
Page 23
3. Hardware Installations
IDE port Connector: CN4 / CN6
This product provides a bus-mastering PCI IDE interface. This interface support PIO Mode 3, PIO Mode
4, ATAPI devices (e.g., CD-ROM), and Ultra DMA/33/66/100 synchronous-DMA mode transfers. The
BIOS supports logical block addressing (LBA) and extended cylinder head sector (ECHS) translation
modes. The BIOS automatically detects the IDE device transfer rate and translation mode.
This connector supports the provided IDE hard disk ribbon cable. After connecting the single end to the
board, connect the two plugs at the other end to your hard disk(s). If you install two hard disks, you must
configure the second drive to Slave mode by setting its jumper accordingly. Please refer to your hard
disk documentation for the jumper setting.
CAUTION
- IDE secondary port cannot support by UltlaDMA66/100 mode at the time of CF card use.
- IDE secondary port can support one drive at the time of CF card use.
Table 3.3. IDE port Connector
39
CN4 /CN6
1
40
Pin No.
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
Function
RESET
D7
D6
D5
D4
D3
D2
D1
D0
GND
DREQ
IOW
IOR
IORDY
DACK
IRQ
A1
A0
CS0
HD ACT
Pin No.
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
Function
GND
D8
D9
D10
D11
D12
D13
D14
D15
N.C.
GND
GND
GND
ALE
GND
N.C.
P66DET
A2
CS1
GND
2
SPI-8550-LLVAS
16
Page 24
3. Hardware Installations
Compact Flash Slot: CN5
This product provides a Compact Flash interfaces. This interface is a very small removable mass storage
device. It provides compatibility plus True IDE functionality compatible with ATA/ATA-4.
Table 3.4. Compact Flash Slot
Pin No.
12
4950
Function
1
GND
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
D4
D6
CS1#
GND
GND
VCC
GND
GND
A1
D0
D2
GND
D11
D13
D15
GND
IOW#
IRQ15
CSEL#
SDRST#
SDREQ
CF_LED2#
D8
D10
Pin No.
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
Function
D3
D5
D7
GND
GND
GND
GND
GND
A2
A0
D1
N.C.
GND
D12
D14
CS3#
IOR#
VCC
VCC
N.C.
IORDY
SDDACK#
SDIAG
D9
GND
SPI-8550-LLVAS
17
Page 25
3. Hardware Installations
Adapter connector for 10/100 LAN: CN7
This connector is for the LAN adapter that has LED indicate the 10/100Mbps transfer rate / Link / Act
status of Ethernet capability of this product. The follow table shows the pin assignments of this
connector.
Table 3.5. 10/100 LAN
CN7
Tra nsmi t
LED
81
Right LED: Link LED
Link: Green, Active: Blink
Left LED: T ransmit LE D
10M: Off, 100M: Yellow
Link
LED
Pin No.
Function
1
2
3
4
5
6
7
8
Tx+
Tx-
Rx+
N.C.
N.C.
Rx-
N.C.
N.C.
Adapter connector for GIGA LAN: CN8
This connector is for the GIGA LAN adapter that 10/100/1000 Base-TX RJ45 single port (1X1) tab-UP
with LEDs integrated magnetics connector. The follow table shows the pin assignments of this
connector.
Table 3.6. GIGA LAN
CN8
Tra nsmi t
LED
81
Right LED: Link LED
Link: Green, Active: Blink
Left LED: T ransmit LE D
10M: Off, 100M: Green, 1000M: Orange
Link
LED
Pin No.
Function
1
2
3
4
5
6
7
8
Tx+
Tx-
Rx+
N.C.
N.C.
Rx-
N.C.
N.C.
SPI-8550-LLVAS
18
Page 26
3. Hardware Installations
Parallel Port Connector: CN9
The parallel port bracket can used to add an additional parallel port for additional parallel devices. There
are four options for parallel port operation:
- Compatible (Standard mode)
- Bi-Directional (PS/2 compatible)
- Bi-Directional EPP. A driver from the peripheral manufacturer is required for operation.
- Bi-Directional High-speed ECP
Table 3.7. Parallel Port Connector
Pin No.
1
3
5
7
9
11
13
15
17
19
21
23
25
25
26
Function
STROBE
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
ACK
BUSY
PE
SLCT
CN9
Pin No.
2
4
6
8
10
12
14
16
18
20
22
24
26
1
2
Function
ALF
ERROR
INIT
SLCT IN
GND
GND
GND
GND
GND
GND
GND
GND
N.C.
SPI-8550-LLVAS
19
Page 27
3. Hardware Installations
Floppy Disk Connector: CN10
The floppy interface can be configured for the following floppy drive capacities and sizes:
- 360 KB, 5.25-inch
- 1.2 MB, 5.25-inch
- 720 KB, 3.5-inch
- 1.44 MB, 3.5-inch
- 2.88 MB, 3.5-inch
This connector supports the provided floppy drive ribbon cable. After connecting the single and to the
board, connect the two plugs on the other end to the floppy drives.
Table 3.8. Floppy Disk Connector
33
Pin No.
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
Function
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
CN10
Pin No.
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
1
234
Function
RWC
N.C.
N.C.
INDEX
DS0
DS1
DS2
MOT ON
DIR
STEP
WD
WG
TRCK 0
WP
RD
SIDE 1
DSK CHG
SPI-8550-LLVAS
20
Page 28
3. Hardware Installations
External Keyboard Connector: CN11
This is a 5-pin connector for external keyboard
Table 3.9. External Keyboard Connector
5
4
3
2
1
CN11
Pin No.
5
4
3
2
1
Function
VCC
GND
N.C.
KB Data
KBClock
Housing: XHP-5(JST)
Contact : SXH-001T-P06(JST)
Keyboard / Mouse Connector: CN12
This product provides a standard PS/2 keyboard/mouse MINI-DIN 6pin connector for attaching a PS/2
keyboard/mouse. You will connect with a 2 in 1 cable for a PS/2 keyboard/mouse. Pin function are
depended by the setup of JP4 / JP5, detail jumper setting information please refer to the section 4.
Table 3.10. Keyboard / Mouse Connector
Pin No.
CN12
6
4
5
3
1
2
1
KB or MS Data
2
MS or KB DATA
3
4
5
KB or MS Clock
6
MS or KB Clock
Function
GND
+5VSB
SPI-8550-LLVAS
21
Page 29
3. Hardware Installations
Serial Port Connector: CN13 / CN14
SERIAL1(CN13), SERIAL2(CN14) are use in the 10-pins box-header, are onboard serial ports of this
product. The following table shows the pin assignments of these connectors.
Table 3.11. Serial Port Connector
Pin No.
CN13/CN14
16
510
* RS-422/485 assigned for SERIAL2(CN14) connector only
Note:
- For RS-485, TX+(pin 2) and RX+ (pin 3) must jumper together inside the D type connector.
- TX- (pin 1) and RX- (pin 4) is the same.
RS-232C
1
DCD
2
RXD
3
TSD
4
DTR
5
GND
6
DST
7
RTS
8
CTS
9
10
N.C.
RS-422*
RTS+
CTS+
RI
TX-
TX+
RX+
RX-
GND
RTS-
CTS-
N.C.
RS-485*
TX-
TX+
RX+
RX-
GND
N.C.
N.C.
N.C.
N.C.
N.C.
SPI-8550-LLVAS
22
Page 30
3. Hardware Installations
RS-422 / RS-485 specifications
- Transmission system: Asynchronous, half-/full-duplex serial transmission conforming to
RS-422/RS-485
- Baud rate: 50 - 115,200bps (programmable)
- Signal extensible distance: 1.2km Max.
RTS#
JP8: 7-8
47k Ω
RXD
JP8: 4-6
JP8: 5-6
6.2kΩ
R
Terminating Resister
6.2kΩ
47k Ω
JP7: 5-6120 Ω
CN14
10 5
TXD
CTS#
RTS#
D
+5V
47k Ω
R
47k Ω
D
6.2kΩ
6.2kΩ
120 Ω
120 Ω
120 Ω
Figure 3.1. RS-422 / RS-485 specifications
JP7: 7-8
61
JP7: 1-2
JP7: 3-4
SPI-8550-LLVAS
23
Page 31
3. Hardware Installations
Audio Signal Connector: CN15
Table 3.12. Audio Signal Conne c tor
9
10
Pin No.
CN15
1
2
1
3
5
7
9
Function
LINE-OUT-R
GND
N.C.
GND
LINE-IN-R
Pin No.
2
4
6
8
10
Function
LINE-OUT-L
N.C.
MIC-IN
GND
LINE-IN-L
CD Audio Connector: CN16
This connector is used to connect CD Audio cable from CD-ROM or DVD drive to onboard sound.
Table 3.13. CD Audio Conn e cto r
CN16
4
1
Pin No.
Function
Audio-R
4
GND
3
3
GND
Audio-L
1
SPI-8550-LLVAS
24
Page 32
3. Hardware Installations
DVI-I Connector: CN17
This connector is DVI connector for CRT/LCD. The pin assignment is shown below.
In use the CRT (Analog RGB display), need the DVI-Analog RGB conversion adapter.
The pin 20 and pin 21 are connecting to Serial1 for the touch panel signal. CN1 cannot be used when
using this signal.
Table 3.14. DVI-I Connector
Connector-type DVI-I 29pin
1
8
C1
C2
C5
16
17
9
Pin No. Function Pin No. Function Pin No. Function
1 DATA2- 13 N.C. C1 RED
2 DATA2+ 14 +5V C2 GREEN
3
4 N.C. 16 HPD C4 HSYNC
5 N.C. 17 DATA0- C5 GND
6 DDC CLK18 DATA0+
7
8 VSYNC 20 FPS_OUT(TxD)
9 DATA1- 21 FPS_IN(RxD)
10 DATA1+ 22 DATA0 SHIELD
11
12 N.C. 24 CLK-
DATA2
SHIELD
DDC
DATA
DATA1
SHIELD
24
15 GND C3 BLUE
19
23 CLK+
DATA0
SHIELD
C4
C3
SPI-8550-LLVAS
25
Page 33
3. Hardware Installations
LVDS LCD panel Connector: CN18 / CN19
CN18 and CN19 consist of 20-pin connectors that using the Hirose’s DF13A-20DP-1.25V.
This product supports 2 channels (2 x 18-bit) of LVDS LCD panel display.
Table 3.15. LVDS LCD panel Connector
Pin No.
CN18
20
19
CN19
20
19
VDD : +3.3V LCD power out (1A Max.)
2
1
Pin No.
2
1
Function
2
4
6
8
10
12
14
16
18
20
2
4
6
8
10
12
14
16
18
20
TX0-
GND
TX1-
VDD
TX3-
TX2-
GND
CLK1-
B_DATA
VDD
Function
TX4-
GND
XT5-
VDD
XT7-
TX6-
GND
CLK2-
N/C
VDD
Pin No.
1
3
5
7
9
11
13
15
17
19
Pin No.
1
3
5
7
9
11
13
15
17
19
Function
TX0+
GND
TX1+
GND
TX3+
TX2+
GND
CLK1+
B_CLK
GND
Function
TX4+
GND
TX5+
GND
TX7+
TX6+
GND
CLK2+
N/C
GND
SPI-8550-LLVAS
26
Page 34
LCD Backlight Connector: CN20
This is a 5-pin connector for backlight connector.
Table 3.16. LCD Backlight Connector
CN20
54321
Pin No.
1
2
3
4
5
Backlight : +12V Backlight power out (1A Max.)
VCC : +5V power out (500mA Max.)
Function
Backlight
GND
N.C.
GND
VCC
3. Hardware Installations
SPI-8550-LLVAS
27
Page 35
3. Hardware Installations
Front Panel Connector: CN21
This header can be connected to a front panel power switch. The front panel connector includes headers
for these I/O connections:
Power Switch (Power BT)
This header can be connected to a power push switch for ATX power supply.
Reset Switch (RESET)
This header can be connected to a reset push switch.
Power LED
This header can be connected to an LED that will light when the computer is powered on.
Hard drive activity LED (IDE ACT)
This header can be connected to an LED to provide a visual indicator that data is being read from or
written to an IDE hard drive. For the LED to function properly, the IDE drive must be connected to the
onboard IDE controller.
Speaker (BUZZER)
A speaker can be installed on this product as a manufacturing option. The speaker is connected by a
jumper on pins 9, 11, 13, 15 of the front panel connector.
The speaker (on-board or off-board) provides error beep code information during the POST in the event
that the computer cannot use the video interface. The speaker is not connected to the audio subsystem
and does not receive output from the audio subsystem.
Table 3.17. Front Panel Connector
CN21
15
16
Pin No.
Speaker
Reset Button
Power LED
Function
1
Power BT
3
GND
5
RESET
7
GND
9
VCC
11
GND
13
15
GND
BUZZER
9, 11, 13, 15
5, 7
10, 12
SPI-8550-LLVAS
28
Pin No.
2
4
6
8
10
12
14
16
1
2
Function
VCC
IDE ACT
N.C.
VCC
VCC
Power LED
N.C.
N.C.
Power Button
HDD LED
Power Switch
for ATX
Reset Switch
External Speaker
(Ex. 8
Ω 0.25W)
1, 3
2, 4
1
HDD Active Indicator LED
Power LED
15
Page 36
3. Hardware Installations
External ATX control Power Connector: CN24
When used with an ATX-compliant power supply that supports remote power on/off, this product can
turn off the system power through software control.
To enable soft-off control in software, advanced power management must be enabled in the Setup
program and in the operation system. When the system BIOS receives the correct APM command from
the operating system, the BIOS turns off power to the computer.
With “Last State” of BIOS setup (POWER> After Power Failure) setting enabled, if power to the
computer is interrupted by a power outage or a disconnected power cord, when power resumes, the
computer returns to the power state it was in before power was interrupted (on or off).
Table 3.18. External ATX control Power Connector
Pin No.
1
2
3
4
5
6
CN24
12 345
PS_ON(soft ON/OFF)
6
Function
N.C.
GND
PBT-IN
GND
5VSBY
Housing: XHP-6 (JST)
Contact: SXH-001T-P0.6 (JST)
5VSB
PS-ON
ATX Power
Control signal
5VSB
PS-ON
GND
Chipset
6
5
4
3
2
1
SPI-8550-LLVAS
29
Page 37
3. Hardware Installations
CPU FAN Connector: FAN1
FAN1 is a 3-pins box-header for the CPU cooling fan power connector. The fan must be a 12V fan. Pin 3
is for Fan speed sensor input. Pin 2 is for PWM regulating voltage output.
Table 3.19. CPU FAN Connector
FAN 1
1
Pin No.
1
2
3
2
3
Function
GND
POWER
FAN
Housing: 5102-03 (molex)
Contact: 5103 (molex)
System FAN Connector: FAN2
FAN2 is a 3-pins box-header for the system cooling fan power connector. The fan must be a 12V fan.
Pin 3 is for Fan speed sensor input. Pin 2 is for PWM regulating voltage output.
Table 3.20. System FAN Connector
FAN 2
Pin No.
1
2
123
3
Function
GND
POWER
FAN
Housing: 5102-03 (molex)
Contact: 5103 (molex)
SPI-8550-LLVAS
30
Page 38
3. Hardware Installations
External Battery Connector: J1
It is a 2 Pin connector used for external battery. An external battery powers the real-time clock and
CMOS memory.
Serial ATA is the revolutionary ATA interface that provides scalable performance for IDE device. With
up to 150MB/s data transfer rate, Serial ATA is faster than current Parallel ATA and delivers superior
input/output performance. In addition, the Serial ATA interface is furnished with RAID 0,1 function for
extra performance enhancement and data protection.
Table 3.22. Serial ATA Connector
J2/J3
Pin No.
1
2
3
4
5
6
7
1
Function
GND
Serial ATA TX+
Ser ial ATA T X-
GND
Serial ATA RX-
Serial ATA RX+
GND
SPI-8550-LLVAS
31
Page 39
3. Hardware Installations
ATX power supply Connector: PW1
When used with an ATX-compliant power supply that supports remote power on/off, this product can
turn off the system power through software control.
To enable soft-off control in software, advanced power management must be enabled in the Setup
program and in the operation system. When the system BIOS receives the correct APM command from
the operating system, the BIOS turns off power to the computer.
The time, date, and CMOS values can be specified in the Setup program. The CMOS values can be
returned to their defaults by using the Setup program. The RAM data contains the password information
is powered by the onboard button cell battery. User can erase the CMOS memory content by short pin2
and pin3 of JBAT1 together.
Table 4.1. Clear CMOS Content
JBAT1Function
1
2
Normal Operation(Default)
3
1
2
3
BIOS setting cancel jumper: JP1
It is possible to start by invalidating the BIOS setting because pin 2 of JP1 and pin 3 are connected and
the system is started. If the system doesn’t start, please try this setting. Please set the setup screen again
when the system starts.
Please connect pin 1 and pin 2 in the state of driving usually.
Clear CMOS Content
Table 4.2. Clear CMOS(in ROM) Conten t
JP1Function
1
Normal Operation(Default)
2
3
1
2
3
Clear ROM Content
SPI-8550-LLVAS
33
Page 41
4. Jumper Setting
BIOS Write Protect & Top Block Lock setting:
JP2
Write Protect:
When enabled, prevents programming or block erase to all but the highest addressable block (0-6 in a
4-Mbit, 0-14 in an 8-Mbit component), regardless of the state of the corresponding lock registers. When
disabled then hardware write protection for these blocks, though register-based protection still applies.
Top Block Lock:
When enabled, it prevents programming or block erase to the highest addressable block (7 in a 4-Mbit,
15 in an 8-Mbit component), regardless of the state of the lock register. When disabled, then hardware
write protection for the top block, though register-based protection still applies.
Table 4.3. Top Block Lock
JP2Function
2
1
3
4
5
6
2
1
3
4
5
6
2
1
3
4
5
6
2
1
3
4
5
6
* Default: Disabled
Write protect Disabled *
Write protect Enabled
Top Block Lock Disabled *
Top Block Lock Enabled
SPI-8550-LLVAS
34
Page 42
4. Jumper Setting
CF Master / Slave selector: JP3
On board CF slot is connected to Secondary IDE. This jumper is select Master/Slave of CF memory card.
Usually, please use it with a master setup.
Table 4.4. CF Master / Slave selector
JP3Function
123
123
Set to Master *
Set to Slave
* Default : Set to Master
K/B & M/S selector: JP4 / JP5
Table 4.5. K/B & M/S selector
CN12 Plug Keyboard Plug PS/2 Mouse
JP5 JP4
5
JP4
JP5
1
* Default : Plug Keyboard & Mouse
5
1
JP5 JP4
5
1
5
1
Plug Keyboard & Mouse*
(2 in 1 cable to connection)
JP5 JP4
5
1
5
1
SPI-8550-LLVAS
35
Page 43
4. Jumper Setting
RS-232/422/485 Selector: JP6 & JP8
Table 4.6. RS-232/422/485 Selector
JP6JP8
RS-232C
(Default)
RS-422
RS-485
1. For RS-485, TX+(pin 2) and RX+ (pin 3) must jumper together
inside the D type connector.
2. TX- (pin 1) and RX- (pin 4) is the same.
19 17 15 13 11 9 7 5 3 123 21
20 1 8 16 14 12
19 17 15 13 119 7 5 3 123 21
20 18 16 14 12
19 17 15 13 11 9 7 5 3 123 21
20 18 16 14 12
10 8 6 4 225 22
JP6JP8
10 8 6 4 225 22
JP6JP8
10 8 6 4 225 22
Transmit date control in half-duplex mode
In half-duplex mode, the transmission buffer must be controlled to prevent transmit data from causing a
collision. The SPI-8550-LLVAS uses the RTS signal and bit 1 in the modem control register to control
transmit data.
Modem control register
(Setting I/O address +4H) bit 1: 0 … RTS High (Disables transmission)
1 … RTS low (Enables transmission)
9
7531
10
864 2
97531
10
86 4
9
31
75
10
864
2
2
SPI-8550-LLVAS
36
Page 44
4. Jumper Setting
Setting the RS-422/RS-485 receiver disable control jumper
When the RS-422/RS-485 port is used, the RTS signal is used for driver enable control Connecting JP8
Pins 4 and 6 set to OFF disables the receiver at the same time, preventing the port from receiving output
data to an external device.
RS-422 Setting
TXD#
D
JP8: 4-6
JP8: 5-6
RXD#
RTS
CTS
R
D
R
Figure 4.1. RS-422 Setting
RS-485 Setting
TXD#
D
JP8: 4-6
JP8: 5-6
RXD#
R
Figure 4.2. RS-485 Setting
JP8: 7-8
120Ω
120Ω
120Ω
120
JP8: 7-8
120 Ω
120 Ω
RTS#
JP7: 7-8
JP7: 5-6
JP7: 3-4
Ω
JP7: 1-2
RTS#
JP7:7-8
JP7:5-6
TXRTSTX+
RTS+
RX+
CTS+
RXCTS-
COM2
6
7
8
9
COM2
6
7
8
9
1
2
3
4
5
DATA-
1
2
DATA+
3
4
5
SPI-8550-LLVAS
37
Page 45
4. Jumper Setting
I/O addresses and instructions
The table below lists I/O addresses for use as COM2.
Table 4.7. I/O addresses
I/O address DLAB Read/WriteRegister
02F8H
02F9H
02FAH X R Interrupt ID Register IIR
02FBH X W Line control Register LCR
02FCH X W Modem Control Register MCR
02FDH X R Line status Register LSR
02FEH X R Modem Status Register MSR
02FFH X R/W Scratch Register SCR
0
1 W Divisor latch Register (LSB) DLL
1 W Divisor latch Register (MSB) DLM
0 W Interrupt enable Register IER
W Transmitter holding Register THR
R Receiver buffer Register RBR
RS-422/485 Terminator: JP7
Table 4.8. RS-422/485 Terminator
JP7Function
1
3
5
7
1
3
5
7
1
3
5
7
1
3
5
7
1
3
5
7
Ter min at or
2
4
6
8
2
4
CTS for RS-422
6
8
2
4
RTS for RS-422
6
8
2
4
RXD for RS-422/485
6
8
2
4
TXD for RS-422/485
6
8
-
No terminating resister (Default)
terminating resister provided
terminating resister provided
terminating resister provided
terminating resister provided
SPI-8550-LLVAS
38
Page 46
No setup: JP9 / JP10
Please do not set up these jumpers. (Use it with 2-3 setup)
Table 4.9. JP9 / JP10
JP9 / JP10Function
4. Jumper Setting
123
Normal
SPI-8550-LLVAS
39
Page 47
4. Jumper Setting
SPI-8550-LLVAS
40
Page 48
5. CPU Board Resources
5. CPU Board Resources
System Address Map
The GMCH memory map includes a number of programmable ranges. All of these ranges must be
unique and non-overlapping. There are no hardware interlocks to prevent problems in the case of
overlapping ranges. Accesses to overlapped ranges may produce indeterminate results.
Compatibility Area
Address Description
0 - 640KB DOS area
640 - 768KB Video Buffer area
768 - 896KB Expansion Area
896 - 960KB Extended System BIOS Area
960 - 1MB System BIOS Area
Memory Segment
Memory Segments Comments
00000h - 9FFFFh 0 - 640K DOS Region
A0000h - BFFFFh Video Buffer
B0000h - B7FFFh Monochrome Adapter range
C0000h - CFFFFh Video BIOS
D0000h - DFFFFh Expansion Area(SATA BIOS)
E0000h - EFFFFh Extended System BIOS Area
F0000 - FFFFFh System BIOS Area
100000h - FFFFFFFFh Extended Memory Area
00100000 - Top of Main Memory Main DRAM Address Range
Top of Main Memory Extended SMRAM Address Range
Top of Main Memory To 4GB PCI Memory Address Range
FEC0000h - FECFFFFFh,
FEE00000h - FEEFFFFFh
FFE0000h - FFFFFFFFh High BIOS Area
APIC configuration space
PCI Routing Information
IDSEL INT Onboard Function
AD25 INT H LAN Intel 82541
AD26 INT G SATA
SPI-8550-LLVAS
41
Page 49
5. CPU Board Resources
Watch-Dog-Timer (WDT) Setting
The watchdog timer serves as a safeguard against possible system lock-up in your industrial computer
system. In most industrial environments, there are heavy equipment, generators, high-voltage power
lines, or power drops that have adverse effects on your computer system. For instance, when a power
drop occurs, it could cause the CPU to come to a halt state or enter into an infinite loop, resulting in a
system lock-up.
With the watchdog timer enabled, a RESET can be automatically generated unless the CPU periodically
triggers the timer within the time-out interval. That is, while the system gets hung up, the running
program can’t trigger the timer periodically. The timer will generate a reset signal to reboot the system.
This feature allows a running program to restart in an orderly way when a power glitch or any abnormal
condition occurs.
The watchdog timer comes with 255-level time-out interval, 1 to 255 seconds per interval, which can be
adjusted by software setting. There is a tolerance of 2 second for this time-out interval. For example, if
the time-out interval has been set to 32 seconds, your program should trigger the watchdog timer before
28 seconds are escaped. Otherwise, after 28-32 seconds are escaped, the system will automatically reboot.
To keep the system running normally, your program should trigger the watchdog timer every 28 seconds.
The I/O port is defined at address 2eH. You can trigger/enable disable the timer by writing port2e.
Here is a example for programming Watch dog timeout in "debug" mode.
Start WDT
o 2e 87
o 2e 87
o 2e 2b
o 2f 0d (setting multiplexed pin to be WDTO function)
o 2e 07
o 2f 08
o 2e 30
o 2f 01
o 2e f5
o 2f 00 (00:unit for second)
o 2e f6
o 2f xx ( any value by user select)
o 2e f7
i 2f (bit4=1:detect time up of WDT =0:run WDT)
Stop WDT
o 2e f6
o 2f 00
o 2e f7
o 2f 00
CAUTION
The timer’s intervals have a tolerance of ± 2 seconds.
SPI-8550-LLVAS
42
Page 50
6. Hardware Monitor
6. Hardware Monitor
Hardware Monitor
Hardware Monitor function is included in Hardware Monitor controller (Winbond W83627HF) on
this product.
You can read Temperature, Voltage and Fan Sensor output of SBC.
Temperature
Two Thermistors are mounted on SBC as following. You can read Temperature of this position.
Voltage
You can read 3.3V, +5V, -5V, +12V, -12V, VTT (1.5V), Vcore of SBC.
VTT(1.5V) : CPU I/O voltage
Vcore : CPU core voltage
Speed Sensor
FAN Speed Sensor signal is input in FAN1 / FAN2 pin3 when you use FAN with speed sensor.
You can read FAN speed.
<Caution>
You mast use FAN with speed sensor if you would like to read FAN Speed.
SPI-8550-LLVAS
43
Page 51
6. Hardware Monitor
SPI-8550-LLVAS
44
Page 52
7. BIOS Setup
7. BIOS Setup
Introduction
This chapter describes the setup utility built into BIOS.
BIOS setup sets various settings during startup. When using the system for the first time, be sure to run
BIOS setup. Once set up, the specified details will be backed up. Basically, it is possible to use the
default setting in a lot of systems.
CAUTION
- In case the system cannot be started by the setting, it is possible to invalidate the BIOS setting.
JBAT and JP6 are for it. Please set the setup screen items again when the system starts.
- Please note that set data might not be maintained in the state that the board is not built into the
system case while transporting it though set data in CMOS is backed up with the battery.
Keystrokes
Use the keys listed in the legend bar on the bottom to make your selections or exit the current menu.
The chart on the following page describes the legend keys and their alternates:
<F1> or <Alt-H> General Help window (See below).
<Esc> Exit this menu.
← or → arrow keys Select a different menu.
↑or ↓ arrow keys Move cursor up and down.
<Tab> or <Shift-Tab> Cycle cursor up and down.
<Home> or <End> Move cursor to top or bottom of window.
<PgUp> or <PgDn> Move cursor to next or previous page.
<F5> or <-> Select the Previous Value for the field.
<F6> or <+> or <Space> Select the Next Value for the field.
<F9> Load the Default Configuration values for this menu.
<F10> Load the Previous Configuration values for this menu.
<Enter> Execute Command or Select P Submenu.
<Alt-R> Refresh screen.
To select an item
plus-and-minus value keys to select a value for that field. The Save Values commands in the Exit
Menu save the values currently displayed in all the menus.
to move the cursor to the sub menu you want. Then press
menus.
Key Function
, use the arrow keys to move the cursor to the field you want. Then use the
To display a sub menu
. A pointer (►) marks all sub
<Enter>
, use the arrow keys
SPI-8550-LLVAS
45
Page 53
7. BIOS Setup
Main Menu
To start the PhoenixBIOS Setup utility:
Turn on or reboot your system. PhoenixBIOS displays this message:
Press <F2> to enter SETUP
Pressing <F2> displays the Main Menu, which looks like this:
Main Advanced Security Power PC_Health Boot Exit
System Time: HH: MM : SS
System Date: MM / DD / YYYY *1
Legacy Diskette A: [1.44/1.25MB, 3.5]
Legacy Diskette B: [Disabled]
> Primary Master [Auto] *2
> Primary Slave [Auto]
> Secondary Master [Auto]
> Secondary Slave [Auto]
System Memory XxxKB
Extended Memory XxxxxKB
(General key operation help)
*1 It shows Item Specific Help, if the item has a help information.
*2 The “>” mark indicates it has a submenu.
Figure 7.1. Main Window (Facto ry Settings)
SPI-8550-LLVAS
46
Page 54
7. BIOS Setup
You can make the following selections on the Main Menu itself. Use the sub menus for other selections.
Feature Options Description
System Time HH:MM:SS Set the system time.
System Date MM/DD/YYYY Set the system date.
Legacy Diskette A
Legacy Diskette B
Primary Master Set to the type of the drive on primary IDE master.
Primary Slave Set to the type of the drive on primary IDE slave. *2
Secondary Master Set to the type of the drive on secondary IDE master.
Secondary Slave
System Memory N/A Displays amount of conventional memory detected
Extended Memory N/A Displays the amount of extended memory detected
*1 Selecting this field changes the screen to the submenu for manually setting drive configuration data such as the
number of cylinders.
This product
*2
of the master and the slave. Please do not connect it of the slave alone.
360 kB, 5 ¼"
1.2 MB, 5 ¼"
720 kB, 3 ½"
1.44/1.25 MB, 3 ½"
2.88 MB, 3 ½"
Disabled
This field is set to [AUTO]
by default. You can leave
it intact for normal use.
*1
is supporting two IDE ports that are called primary and secondary. Each port supports two drives
Select the type of floppy-disk drive installed in your
system.
[Disabled] is chosen when not using FDD.
Set to the type of the drive on secondary IDE slave. *2
during boot up.
during boot up.
You can set the boot sequence of the bootable drives by selecting Boot Sequence on the Main Menu or
opening the Boot Menu.
Primary/Secondary Master, Slave
The Master and Slave sub-menus accessed from the Main Menu control these types of devices:
Hard-disk drives
Removable-disk drives such as Zip drives
CD-ROM drives
This board supports up to two IDE disk adapters, called primary and secondary adapters. Each adapter
supports one master drive and one optional slave drive in these possible combinations:
1 Master
1 Master, 1 Slave
2 Masters
2 Masters, 1 Slave
2 Masters, 2 Slaves
Note: Do not attempt to change these settings unless you have an installed drive that does not
autotype properly (such as an older hard-disk drive that does not support autotyping).
SPI-8550-LLVAS
47
Page 55
7. BIOS Setup
Advanced Menu
This section allows you to configure your system for basic operation. You have the opportunity to select
the system’s default speed, boot-up sequence, keyboard operation, shadowing and security.
Main Advanced Security Power PC_Health Boot Exit
Reset Configuration Data: [Yes]
Installed O/S: [WinXP]
Large Disk Access Mode: [DOS]
>Cache Memory Features
>Memory Features
>PCI Features
>IDE Features
>Video Features
>LAN Features
>USB Features
>Audio Features
>IO Features
>Keyboard Features
>Boot Features
Figure 7.2. Advanced Window (Factory Settings)
Reset Configuration Data: Resets the system configuration data stored in FRASH ROM. The data
will be reset by setting this field to [Yes] and exiting BIOS Setup while
saving the changes you made. This field reverts to [No] automatically the
next time you invoke BIOS Setup. Before reinstalling the OS, be sure to
set the field to [Yes].
Installed O/S: Select the operating system you use.([WinXP]or[Win2000] )
Large Disk Access Mode: Normally, set to "DOS".
Cache System BIOS
Caches the system BIOS and improves performance.
SPI-8550-LLVAS
48
Page 56
7. BIOS Setup
Cache Memory Features
Main Advanced Security Power PC_Health Boot Exit
Cache Memory Features
Memory Cache: [Enabled]
Cache System BIOS area: [Write Protect]
Cache Video BIOS area: [Write Protect]
Cache BASE 0-512k: [Write Back]
Cache BASE 512k-640k: [Write Back]
Cache Extended Memory area: [Write Back]
Cache A000 – AFFF: [Disabled]
Cache B000 – BFFF: [Disabled]
Cache C800 – CBFF: [Write Protect]
Cache CC00 – CFFF: [Write Protect]
Cache D000 – D3FF: [Disabled]
Cache D400 – D7FF: [Disabled]
Cache D800 – DBFF: [Disabled]
Cache DC00 – DFFF: [Disabled]
Cache E000 – E3FF: [Disabled]
Cache E400 – E7FF: [Write Protect]
Cache E800 – EBFF: [Write Protect]
Cache EC00 – EFFF: [Write Protect]
Figure 7.3. Cache Memory Features Window (Factory Settings)
Please use it basically by the default setting.
Memory Cache: Enables or disables all memory caching.
Cache System BIOS area and another: Enables or disables specific area’s cache.
SPI-8550-LLVAS
49
Page 57
7. BIOS Setup
Memory Features
Main Advanced Security Power PC_Health Boot Exit
Memory Features
Enable memory gap: [Disabled]
DDR ECC Operation: [Enabled]
Figure 7.4. Memory Features Window (Factory Settings)
Please use basically with default setting.
Feature Options Description
If enabled, turn system RAM off to free address space for
Enable memory gap
DDR ECC Operation Disabled
Disabled
Enabled
Enabled
use with an option board. Either a 128K conventional
memory gap starting at 512KB, or a 1MB extended memory
gap, starting at 15MB, will be created in system RAM.
When you select Enabled, memory checking is enabled
when the external cache contains ECC RAMs.
PCI Features
Main Advanced Security Power PC_Health Boot Exit
PCI Features
> PCI IRQ
>PCI Device, Slot #1
>PCI Device, Slot #2
>PCI Device, Slot #3
>PCI Device, Slot #4
Figure 7.5. PCI Features Window (Factory Settings)
Please use it basically by the default setting.
PCI IRQ: Displays the PCI IRQ setup submenu. You can assign IRQs to individual
PCI IRQ lines. All PCI slots are connected to IRQ10 by default.
PCI Device Slot #1-4: PCI slots’ option settings. All PCI slots are set to bellow by default.
Option ROM Scan: [Enabled]
Enable Master: [Enabled]
Latency Time: [Default]
SPI-8550-LLVAS
50
Page 58
7. BIOS Setup
IDE Features
Main Advanced Security Power PC_Health Boot Exit
IDE Features
IDE – Device 31, Function 1: [Enabled]
Local Bus IDE adapter: [Both]
Hard Disk Pre-Delay: [Disabled]
SMART Device Monitoring: [Enabled]
IDE Primary Cable: [Auto]
IDE Secondary Cable: [Auto]
Figure 7.6. IDE Features Window (Factory Settings)
Please use basically with default setting.
Feature Options Description
IDE – Device 31,
Function 1
Local Bus IDE adapter Disabled
Adds a delay before the first access of a hard disk by the
BIOS. Some hard disks hang if accessed before they have
initialized themselves. This delay ensures the hard disk
has initialized after power up, prior to being accessed.
Turn on Self-Monitoring Analysis-Reporting Technology,
which monitors condition of the hard drive and reports
when a catastrophic IDE failure is about to happen
40 conductor Cable:ATA33
80 conductor Cable:ATA33 - 100
Auto Detect by BIOS
SPI-8550-LLVAS
51
Page 59
7. BIOS Setup
VGA Features
Main Advanced Security Power PC_Health Boot Exit
Video Features
IGD – Device 2: [Enabled]
IGD – Device 2, Function 1: [Enabled]
IGD – Memory Size: [UMA = 8MB]
Video device select : [Internal]
Internal DDC ROM: [Disabled]
Splash Screen Size [1024x768]
Figure 7.7. Video Features Window (Factory Settings)
Please use basically with default setting.
Feature Options Description
IGD - Device 2 Disabled
IGD - Device 2,
Function 1
IGD - Memory Size UMA = 1M
IGD - Boot Type: VBIOS Default
Video device select Internal
Internal DDC ROM Disabled
Splash Screen Size
Enabled
Disabled
Enabled
UMA = 8M
CRT
EFP
CRT and EFP
Enabled
640 x 480
800 x 600
1024 x 768
1280 x 1024
Enable or Disable the chipset Video device setting
Enable or Disable the chipset Video device setting
When Enabled, a fixed VGA frame buffer from A000h to
BFFFh and a CPU-to-PCI write buffer are implemented.
Select the video device that will be active during POST.
Initialize the AGP video display before initializing any other
display device on the system. Thus the AGP display
becomes the primary display.
Enable or Disable the internal DDC ROM for CRT interface.
Select the panel device resolution.
SPI-8550-LLVAS
52
Page 60
7. BIOS Setup
LAN Features
Main Advanced Security Power PC_Health Boot Exit
LAN Features
Internal LAN – Device 8: [Enabled]
Internal LAN2 – Device 7: [Enabled]
PXE OPROM: [Disabled]
Figure 7.8. LAN Features Window (Factory Settings)
Please use it basically by the default setting.
Feature Options Description
Internal LAN - Device 8 Disabled
Internal LAN2 - Device 7
PXE OPROM Disabled
Enabled
Disabled
Enabled
Enabled
Setting item to “Enabled” will allow the LAN or LAN2 to
operate correctly.
Setting item to “Disabled” will remove the LAN or LAN2
from PCI configuration space.
LAN:10/100LAN , LAN2:10/100/1000LAN
Enables or disables the PXE option ROM setting.
SPI-8550-LLVAS
53
Page 61
7. BIOS Setup
USB Features
Main Advanced Security Power PC_Health Boot Exit
USB Features
USB – Device 29, F0, F1 and F2: [Enabled]
USB – Device 29, F1 and F2: [Enabled]
USB – Device 29, F2: [Enabled]
USB – Device 29, F7: [Enabled]
Legacy USB Support: [Disabled]
Figure 7.9. USB Features Window (Factory Settings)
Please use basically with default setting. When installing concerning Legacy USB Support please use
this according to need.
Feature Options Description
USB - Device 29, F0,F1 and F2 Enabled or disables the chipset USB all device setting.
USB - Device 29, F1 and F2 Enabled or disables the chipset USB device(F1 and F2) setting.
USB - Device 29, F2 Enabled or disables the chipset USB all device setting. This can
USB - Device 29, F7
Legacy USB Support
Disabled
Enabled
Disabled
Enabled
F0:USB1/2, F1:USB3/4, F2:USB5/6
disable only Function 2.
Enabled or disables the chipset USB2.0 device setting.
Emulates the USB keyboard, mouse, and FDD as legacy devices.
Set this field to [Enabled] before installing the OS using the
USB keyboard. Once the OS gets up and running, the keyboard
is controlled by the OS’s driver and this field need not be set to
[Enabled]. Leave the field set to [Disabled] for normal use.
Audio Features
Main Advanced Security Power PC_Health Boot Exit
LAN Features
AC97A – Device 31, Function 5: [Enabled]
Figure 7.10. Audio Features Window (Factory Settings)
Please use it basically by the default setting.
AC97A - Device 31, Function 5: Enables or disables the chipset Audio device setting.
SPI-8550-LLVAS
54
Page 62
7. BIOS Setup
I/O Features
Main Advanced Security Power PC_Health Boot Exit
IO Features
Serial port A: [Enabled]
Base I/O address: [3F8]
Interrupt: [IRQ 4]
Serial port A: [Enabled]
Base I/O address: [2F8]
Interrupt: [IRQ 3]
Parallel port: [Enabled]
Mode: [ECP]
Base I/O address: [378]
Interrupt: [IRQ 7]
DMA channel: [DMA 3]
Floppy disk controller: [Enabled]
Figure 7.11. IO Features Window (Factory Settings)
The CPU communicates with external devices such as printers through devices called Input/Output (I/O)
ports such as serial and parallel ports. Theses I/O devices require the use of system resources such as I/O
addresses and interrupt lines. If these devices are Plug and Play, either the BIOS can allocate the devices
during POST, or the operating system can do it. If the I/O devices are not Plug and Play, they may
require manually setting them in Setup.
On some systems, the chipset manages the communication devices. Other systems have, instead, a
separate I/O chip on the CPU board for configuring and managing these devices.
Use the following chart to configure the Input/Output settings:
Feature Options Description
Disabled turns off the port.
Serial port A:
Serial port B:
Base I/O Address /
IRQ
Parallel Port:
Disabled
Enabled
3F8, IRQ4
2F8, IRQ3
Disabled
Enabled
Enabled requires you to enter the base Input/Output address and
the Interrupt number on the next line.
Serial port A : SERILA1, Serial port B : SERIAL2
If you select Enabled, choose one of these combinations.
Disabled turns off the port
Enabled requires you to enter the base Input/Output address and
the Interrupt number below.
SPI-8550-LLVAS
55
Page 63
7. BIOS Setup
Feature Options Description
Output only
Mode
Base I/O Address 378 278 3BC
Interrupts IRQ5 IRQ7
DMA channel DMA1 DMA2
Floppy disk
Controller
Bi-directional
EPP
ECP
Disabled Enabled Enables the on-board floppy disk controller. Disabled turns off.
Output only is standard one-way protocol for a parallel device.
Bi-directional uses two-way protocol of an Extended Capabilities
Port (ECP).
If you select Enabled for the Parallel Port, choose one of these I/O
addresses.
If you select Enabled for the Parallel Port, choose one of these
interrupt options.
This is the DMA channel setting used when ECP is selected during
parallel-port mode setting.
SPI-8550-LLVAS
56
Page 64
7. BIOS Setup
Keyboard Features
Main Advanced Security Power PC_Health Boot Exit
Keyboard Features
Keyboard check: [Disabled]
Num Lock: [On]
Key Click: [Disabled]
Keyboard auto-repeat rate: [30/sec]
Keyboard auto-repeat delay [1/2 sec]
Figure 7.12. Keyboard Features Window (Factory Settings )
Feature Options Description
Keyboard check
Num Lock
Key Click
Keyboard auto repeat
rate
Keyboard auto repeat
delay
Disabled
Enabled
Auto
On
Off
Disabled
Enabled
30/sec
26.7/sec
21.8/sec
18,5/sec
13.3/sec
10/sec
6/sec
2/sec
1/4 sec
1/2 sec
3/4 sec
1 sec
Booting check the keyboard connection
On or Off turns NumLock on or off at boot up. Auto turns
NumLock on if it finds a numeric key pad.
Turns audible key click on.
Sets the number of times a second to repeat a keystroke
when you hold the key down.
Sets the delay time after the key is held down before it
begins to repeat the keystroke.
SPI-8550-LLVAS
57
Page 65
7. BIOS Setup
Boot Features
Main Advanced Security Power PC_Health Boot Exit
Boot Features
Summary screen: [Disabled]
Boot-time Diagnostic Screen: [Disabled]
QuickBoot Mode: [Disabled]
Date/Time check: [Enabled]
Figure 7.13. Boot Features Window (Factory Settings)
Feature Options Description
Summary Screen
QuickBoot Mode
Boot Time
diagnostic Screen
Date / Time check
Disabled
Enabled
Disabled
Enabled
Disabled
Enabled
Disabled
Enabled
Displays system summary screen during boot up.
Enabled skips some POST tests, speeding boot time
Displays Diagnostic Screen during boot up.
Select to check the RTC Date/Time setting during boot up.
SPI-8550-LLVAS
58
Page 66
7. BIOS Setup
Security Menu
Main Advanced Security Power PC_Health Boot Exit
Set Supervisor Password [Enter]
Set User Password [Enter]
Supervisor Password Is: Clear
User Password Is: Clear
Password on boot: [Disabled]
Fixed disk boot sector: [Normal]
Diskette access: [Supervisor]
Clear All Password: [Enter]
Figure 7.14. Security Window (Factory Settings )
You can set either supervisor or user password, or both of them. The differences between are:
Feature Description
Set supervisor password You can enter and change the options of the setup menus.
Set user password
Password on boot The setting whether or not it needs password input in system boot.
Fixed disk boot sector The write protection setting for the boot sector for hard disk protection from virus.
Diskette access Protection of password setting of the access for the floppy disk.
Clear all password It can eliminate all password by the supervisor.
NOTE: When a password has been enabled, you will be prompted to enter it every time you try to enter Setup.
This prevents an unauthorized person from changing any part of your system configuration.
Additionally, when a password is enabled, you can also require the BIOS to request a password every time
your system is rebooted. This would prevent unauthorized use of this board.
Just can only enter but do not have the right to change the options of the setup
menus. When you select this unction, the following message will appear at the center
of the screen to assist you in creating a password.
CAUTION
Once a password is registered, even the password function itself cannot be cancelled without the
password. Passwords should be handled with great care.
SPI-8550-LLVAS
59
Page 67
7. BIOS Setup
Power Menu
Main Advanced Security Power PC_Health Boot Exit
Power Supply Type: [ATX]
>ACPI Controls
Power Button Function: [Power Off]
After Power Failure: [Last State]
Figure 7.15. Power Window (Factory Settings)
Feature Options Description
Power Supply Type
ACPI Controls ACPI detail setting’s submenu.
Power Button
Function
After Power Failure
AT
ATX
Power Off
Sleep
[Last State]
On
Off
Power supply type setting. Please set to [AT] or [ATX].
When type of power supply and BIOS setting is not match,
influence appears in starting and shutting down.
Select a Power button function as: ON/OFF
Button or Sleep/Wake Button
Select a Power On status by the BIOS setup when power
fail. This function is for ATX power supply only.
SPI-8550-LLVAS
60
Page 68
7. BIOS Setup
ACPI Controls
Main Advanced Security Power PC_Health Boot Exit
ACPI Controls
ACPI S1 State: [Disabled]
ACPI Wake on LAN: [Stay Off]
ACPI Wake on Ring: [Stay Off]
ACPI Wake on RTC: [Stay Off]
Resume Time: [00:00:00]
Figure 7.16. Boot Features Window (Factory Settings)
Feature Options Description
ACPI S1 State
ACPI Wake on LAN
ACPI Wake on Ring
ACPI Wake on RTC
Resume Time 00:00:00 - 23:59:59 Wakes up system at predetermined time.
Disabled
Enabled
Stay Off
Power On
Stay Off
Power On
Stay Off
Power On
Enabled or Disabled the stand-by mode.
Wakes up system when an incoming call is detected on
the LAN.
Wakes up system when an incoming call is detected on
the modem.
Wakes up system when an incoming call is detected on
the Real Time Clock.
SPI-8550-LLVAS
61
Page 69
7. BIOS Setup
PC Health Menu
Main Advanced Security Power PC_Health Boot Exit
>Hardware Monitor Setup
Thermal_0: 35°C/95°F
FAN_0: 0 RPM
FAN_1: 4714 RPM
+5V: +5.00 V
+12V: +12.00V
-12V: -12.00V
+3.3V: +3.30 V
5V-Standby: +5.00V
VBattery: +3.00V
Figure 7.17. PC-Health Window
Feature Description
Hardware Monitor Setup Warning Temperature and Fan settings.
Thermal_0
FAN_0/1
+5V / +12V / -12V / +3.3V / 5V
standby / V
battery
This field displays the current temperature, if your computer contains a
monitoring system.
These fields display the current speed of fans, if your computer contains a
monitoring system.
These fields display the current voltage of input lines, if your computer contains
a monitoring system
SPI-8550-LLVAS
62
Page 70
7. BIOS Setup
Hardware Monitor Setup
PC_Health t
Hardware Monitor Setup
Warning Temp.(Termal_0): [Disabled]
Warning FAN_0 STOP: [Disabled]
Warning FAN_1 STOP: [Disabled]
Divisor FAN_0: [8]
Divisor FAN_1: [8]
Figure 7.18. Hardw are Mo ni t o r S et up Wi n dow (Factory Settings)
Feature Options Description
Warning Temp.
(Thermal_0)
Warning FAN_0/1
STOP
Warning FAN_1 STOP
Divisor FAN_0/1 1, 2, 4, 8 FAN R.P.M Divisor
Disabled
45
°C/113°F - 75°C/167°F
Disabled
Enabled
Disabled
Enabled
Alarm when the temperature increasing.
Alarm when the FAN_0 STOP
Alarm when the FAN_1 STOP
SPI-8550-LLVAS
63
Page 71
7. BIOS Setup
Boot Menu
After you turn on, it will attempt to load the operating system from the drive of your choice. If it cannot
find the operating system on that drive, it will attempt to load it from one or more other drives in the
order specified in the Boot Menu.
Note: Specifying any drive as a boot drive on the Boot Menu requires the installation of an
operating system on that drive. Many PCs come with an operating system already installed
on the hard drive (C:), which is often used for booting the operating system. To use another
drive as a bootable drive may require your installing the operating system on it.
Selecting "Boot" from the Menu Bar displays the Boot menu, which looks like this:
Main Advanced Security Power PC_Health Boot Exit
+Removable Devices
+Hard Drive
CD-ROM
Network Boot
Figure 7.19. Boot Window
You can arrange the boot order list at the top of this menu to specify the order of the devices from which
the BIOS will attempt to boot the Operating System. To move a device, first select it with the
up-or-down arrows, and move it up or down using the <+> and <-> keys.
Note: If you have more than one hard drive, or more than one removable drive, use the sub
menus to specify which one to use on the boot order list, as described in the following pages.
SPI-8550-LLVAS
64
Page 72
7. BIOS Setup
Exit Menu
Main Advanced Security Power PC_Health Boot Exit
Exit Saving Changes
Exit Discarding Changes
Load Setup Defaults
Discard Changes
Save Changes
Figure 7.20. Exit Window
The following sections describe each of the options on this menu. Note that <Esc> does not exit this
menu. You must select one of the items from the menu or menu bar to exit.
Exit saving changes
After making your selections on the Setup menus, always select either "Saving Values" or "Save
Changes." Both procedures store the selections displayed in the menus in CMOS (short for
"battery-backed CMOS RAM") a special section of memory that stays on after you turn your system off.
The next time you boot your computer, the BIOS configures your system according to the Setup
selections stored in CMOS.
After you save your selections, the program displays this message:
Values have been saved to CMOS!
Press <space> to continue
If you attempt to exit without saving, the program asks if you want to save before exiting
During boot up, PhoenixBIOS attempts to load the values saved in CMOS. If those values cause the
system boot to fail, reboot and press <F2> to enter Setup. In Setup, you can get the Default Values (as
described below) or try to change the selections that caused the boot to fail.
Exit Discarding Changes
If, during a Setup Session, you change your mind about changes you have made and have not yet saved
the values to CMOS, you can restore the values you previously saved to CMOS.
Selecting “Discard Changes” on the Exit menu updates all the selections and displays this message:
CMOS values have been loaded!
Press <space> to continue.
SPI-8550-LLVAS
65
Page 73
7. BIOS Setup
Load Setup Defaults
To display the default values for all the Setup menus, select "Load Setup Defaults" from the Main Menu.
The program displays this message:
ROM Default values have been loaded!
Press <space> to continue
If, during boot up, the BIOS program detects a problem in the integrity of values stored in CMOS, it
displays these messages:
System CMOS checksum bad - run SETUP
Press <F1> to resume, <F2> to Setup
The CMOS values have been corrupted or modified incorrectly, perhaps by an application program that
changes data stored in CMOS.
Press <F1> to resume the boot or <F2> to run Setup with the ROM default values already loaded into the
menus. You can make other changes before saving the values to CMOS.
Save Changes
Selecting “Save Changes” saves all the selections without exiting Setup. You can return to the other
menus if you want to review and change your selections.
SPI-8550-LLVAS
66
Page 74
POST Codes
Table 7.1. POST Codes < 1 / 4 >
POST
(hex)
02h Verify Real Mode
03h Disable Non-Maskable Interrupt (NMI)
04h Get CPU type
06h Initialize system hardware
07h Disable shadow and execute code from the ROM.
08h Initialize chipset with initial POST values
09h Set IN POST flag
0Ah Initialize CPU registers
0Bh Enable CPU cache
0Ch Initialize caches to initial POST values
0Eh Initialize I/O component
0Fh Initialize the local bus IDE
10h Initialize Power Management
11h Load alternate registers with initial POST values
29h Initialize POST Memory Manager
2Ah Clear 512 kB base RAM
2Ch RAM failure on address line xxxx*
2Eh RAM failure on data bits xxxx* of low byte of memory bus
2Fh Enable cache before system BIOS shadow
32h Test CPU bus-clock frequency
33h Initialize Phoenix Dispatch Manager
36h Warm start shut down
38h Shadow system BIOS ROM
3Ah Auto size cache
3Ch Advanced configuration of chipset registers
3Dh Load alternate registers with CMOS values
41h Initialize extended memory for RomPilot
42h Initialize interrupt vectors
45h POST device initialization
46h Check ROM copyright notice
47h Initialize I20 support
48h Check video configuration against CMOS
Description
7. BIOS Setup
SPI-8550-LLVAS
67
Page 75
7. BIOS Setup
Table 7.1. POST Codes < 2 / 4 >
POST
(hex)
49h Initialize PCI bus and devices
4Ah Initialize all video adapters in system
4Bh Quiet Boot start (optional)
4Ch Shadow video BIOS ROM
4Eh Display BIOS copyright notice
4Fh Initialize MultiBoot
50h Display CPU type and speed
51h Initialize EISA board
21h Test keyboard
54h Set key click if enabled
55h Enable USB devices
58h Test for unexpected interrupts
58h Initialize POST display service
5Ah Display prompt "Press F2 to enter SETUP"
5Bh Disable CPU cache
5Ch Test RAM between 512 and 640 kB
60h Test extended memory
62h Test extended memory address lines
64h Jump to UserPatch1
66h Configure advanced cache registers
67h Initialize Multi Processor APIC
68h Enable external and CPU caches
69h Setup System Management Mode (SMM) area
6Ah Display external L2 cache size
6Bh Load custom defaults (optional)
6Ch Display shadow-area message
6Eh Display possible high address for UMB recovery
70h Display error messages
72h Check for configuration errors
76h Check for keyboard errors
7Ch Set up hardware interrupt vectors
7Dh Initialize Intelligent System Monitoring
7Eh Initialize coprocessor if present
80h Disable onboard Super I/O ports and IRQs
81h Late POST device initialization
82h Detect and install external RS232 ports
83h Configure non-MCD IDE controllers
84h Detect and install external parallel ports
85h Initialize PC-compatible PnP ISA devices
86h Re-initialize onboard I/O ports.
87h Configure Motherboard Configurable Devices (optional)
88h Initialize BIOS Data Area
89h Enable Non-Maskable Interrupts (NMIs)
8Ah Initialize Extended BIOS Data Area
8Bh Test and initialize PS/2 mouse
8Ch Initialize floppy controller
8Fh Determine number of ATA drives (optional)
Description
SPI-8550-LLVAS
68
Page 76
Table 7.1. POST Codes < 3 / 4 >
POST
(hex)
80h Initialize hard-disk controllers
91h Initialize local-bus hard-disk controllers
92h Jump to UserPatch2
93h Build MPTABLE for multi-processor boards
95h Install CD ROM for boot
96h Clear huge ES segment register
97h Fix up Multi Processor table
98h Search for option ROMs. One long, two short beeps on checksum failure
99h Check for SMART Drive (optional)
9Ah Shadow option ROMs
9Ch Set up Power Management
9Dh Initialize security engine (optional)
9Eh Enable hardware interrupts
9Fh Determine number of ATA and SCSI drives
A0h Set time of day
A2h Check key lock
A4h Initialize typematic rate
A8h Erase F2 prompt
AAh Scan for F2 key stroke
ACh Enter SETUP
AEh Clear Boot flag
B0h Check for errors
B1h Inform RomPilot about the end of POST.
B2h POST done - prepare to boot operating system
B4h One short beep before boot
B5h Terminate QuietBoot (optional)
B6h Check password (optional)
B7h Initialize ACPI BIOS
B9h Prepare Boot
BFh Check virus and backup reminders
C0h Try to boot with INT 19
C1h Initialize POST Error Manager (PEM)
C2h Initialize error logging
C3h Initialize error display function
C4h Initialize system error handler
C5h PnPnd dual CMOS (optional)
C6h Initialize note dock (optional)
C7h Initialize note dock late
C8h Force check (optional)
C9h Extended checksum (optional)
Cah Redirect Int 15h to enable remote keyboard
Description
7. BIOS Setup
SPI-8550-LLVAS
69
Page 77
7. BIOS Setup
Table 7.1. POST Codes < 4 / 4 >
POST
(hex)
CBh Redirect Int 13h to Memory Technologies Devices such as ROM, RAM, PCMCIA, and serial
disk
CCh Redirect Int 10h to enable remote serial video
CDh Re-map I/O and memory for PCMCIA
CEh Initialize digitizer and display message
Unknown interrupt
D2h
The following are for boot block in Flash ROM
E0h Initialize the chipset
E1h Initialize the bridge
E2h Initialize the CPU
E3h Initialize system timer
E4h Initialize system I/O
E5h Check force recovery boot
E6h Checksum BIOS ROM
E7h Go to BIOS
E8h Set Huge Segment
E9h Initialize Multi Processor
EAh Initialize OEM special code
EBh Initialize PIC and DMA
ECh Initialize Memory type
EDh Initialize Memory size
EEh Shadow Boot Block
EFh System memory test
F0h Initialize interrupt vectors
F1h Initialize Run Time Clock
F2h Initialize video
F3h Initialize System Management Mode
F4h Output one beep before boot
F5h Clear Huge Segment
F6h Boot to Mini DOS
F7h Boot to Full DOS
Description
* If the BIOS detects error 2C, 2E, or 30 (base 512K RAM error), it displays an additional
word-bitmap (xxxx) indicating the address line or bits that failed. For example, "2C 0002" means
address line 1 (bit one set) has failed."2E 1020" means data bits 12 and 5 (bits 12 and 5 set) have
failed in the lower 16 bits. Note that error 30 cannot occur on 386SX systems because they have a 16
rather than 32-bit bus. The BIOS also sends the bitmap to theport-80 LED display. It first displays
the check point code, followed by a delay, the high-order byte, another delay, and then the low-order
byte of the error. It repeats this sequence continuously.
SPI-8550-LLVAS
70
Page 78
SPI-8550-LLVAS
User’s Manual
CONTEC CO.,LTD. June 2008 Edition
3-9-31, Himesato, Nishiyodogawa-ku, Osaka 555-0025, Japan
Japanese http://www.contec.co.jp/
English http://www.contec.com/
Chinese http://www.contec.com.cn/
No part of this document may be copied or reproduced in any form by any means without prior written
consent of CONTEC CO., LTD. [06102008]
[07212005] Management No. A-51-050
[06102008_rev4] Parts No. LYEZ923
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.