Revision History ................................................................................................................................................. 4
Hardware Installation – Rev C & Later .............................................................................................................. 6
Memory vs I/O Spaces ................................................................................................................................... 6
Memory Space .......................................................................................................................................... 6
I/O Space ................................................................................................................................................... 7
Memory Space .......................................................................................................................................... 7
I/O Space ................................................................................................................................................... 7
Memory Space Enabling ........................................................................................................................... 7
Base Address Decoding ................................................................................................................................. 8
PeliCAN vs BasicCAN Addressing Modes ............................................................................................ 10
CAN Bus Options ........................................................................................................................................ 14
CAN Bus Dominant Timeout and Minimum Speed ............................................................................... 15
Security ID Feature ................................................................................................................................. 16
J4 and J5 .................................................................................................................................................. 17
Hardware Installation – Rev A & B .................................................................................................................. 18
Sharing a Single Interrupt Line ............................................................................................................... 19
No Interrupts ........................................................................................................................................... 19
Address Mode and Range Selection ........................................................................................................ 20
Power Requirements ............................................................................................................................... 24
PC Bus Interface ..................................................................................................................................... 24
Customer Support Overview ............................................................................................................................ 25
Contact Information .......................................................................................................................................... 25
The information contained in this document is subject to change without notice. Connect Tech Inc. shall not
be liable for errors contained herein or for incidental consequential damages in connection with the furnishing,
performance, or use of this material. This document contains proprietary information that is protected by
copyright. All rights are reserved. No part of this document may be photocopied, reproduced, or translated
to another language without the prior written consent of Connect Tech, Inc.
Connect Tech Inc. acknowledges all trademarks, registered trademarks and/or copyrights referred to in this
document as the property of their respective owners.
Not listing all possible trademarks or copyright acknowledgments does not constitute a lack of
acknowledgment to the rightful owners of the trademarks and copyrights mentioned in this document.
CANpro/104 combines the power of two independent NXP SJA1000 CAN controllers with the compact size
and rugged stability of PC/104. CANpro/104 is ideal for industrial control applications exposed to harsh
conditions or environments. CANpro/104 Opto models feature 2.5 kV of data and power isolation.
Features
● Two independent, industry standard NXP SJA1000 CAN controllers
The Connect Tech CANpro/104 board provides two (2) industry standard SJA1000 CAN Bus controllers in
a PC/104 board format which supports both I/O and Memory mapping configurability.
All the configuration options are setup with jumpers, identified as J1, J2, J3A, J3B, J3C, J4 and J5.
Jumpers are always oriented as indicated in the drawing below.
The jumper positions are numbered on the PCB (and are shown in the above drawing). J1 and J2 are
Interrupt Selection jumpers, and the numbers (3, 4, 5, 6, 7, 9, 10, 11, 12, 14 and 15) refer to the actual
interrupt number being selected. J3A, J3B and J3C positions are numbered sequentially from left to right.
J3A and J3C have 6 positions, J3B has 7 positions. J4 and J5positions are labeled “T” and “G”.
Memory vs I/O Spaces
The first decision to make when configuring this board, it to select whether the board will operate within the
Memory or I/Oaddress Space of the computer system in which the board is installed. First a quick
description of the two different Spaces.
Memory Space
Most (but not all) PC/104 CPU System board vendors provide one or more regions of Memory
Addresses that can be configured (or allocated) to the PC/104 Expansion bus connector(s) on CPU
System board. This setup may be performed via the BIOS setup or via jumpers or switches on the
System board. This memory region is usually located at addresses below the 1-Meg CPU memory
address (commonly referred to as the Upper Memory addresses), although some System boards
allow the PC/104 Expansion Bus to be allocated to blocks of addresses within the first 16-Meg of
memory.
This region is supported by all PC/104 CPU System board vendors, and commonly consists of I/O
Addresses from 0x000 to 0x3FF, although some System boards support I/O addresses beyond 0x3FF.
(Note: Some I/O mapped PC/104 expansion boards only decode the lowest 10 bits of the I/O address,
therefore these boards restrict the usable I/O space to 0x3FF).
CTI CANpro/104 Spaces
Memory Space
The CTI CANpro/104 board can be configured to operate in the CPU Memory Address Space
between addresses 0x000000 and 0xCFE000. The board decodes an 8192/0x2000 byte block of
memory selectable at numerous address locations throughout the first 16-Meg of CPU address range.
The selection is always on an 8192/0x2000 byte address boundary.
I/O Space
The CTI CANpro/104 board can be configured to operate in the CPU I/O Address Space between
addresses 0x000 and 0x7C0. The board decodes either a 256/0x100 byte block or a 64/x40 byte
sized block depending on the selection of either the PeliCAN or BasicCAN mode (more on this
selection later).
When the PeliCAN mode is selected, the board decodes a 256/0x100 byte block (on a
256/0x100 byte address boundary) at I/O addresses from 0x000 to 0x700.
When the BasicCAN mode is selected, the board decodes a 64/0x40 byte block (on a 64/0x40
byte address boundary) at I/O addresses from 0x000 to 0x7C0.
The selection of either Memory or I/O space is made with Jumper J3A Position #1.
CANpro/104 User Manual
Table 1
Memory Space Enabling
Some CPU System board BIOS’s will scan certain regions of the CPU memory below the 1-Meg
boundary looking for ROM’s to boot from, and if the CTI CANpro/104 board is setup to operate
within these memory regions, the BIOS might accidently confuse this board as being a ROM. To
prevent this, this board has the ability to power-up (or after a system reset) with the Memory Space
disabled.
There are 2 ways to enable the Memory Space. First, it can be enabled permanently by using
Jumper J3C Position #1.
Secondly, the Memory Space can be enabled by Application or Driver software, after the Operating
system has started. This can be accomplished by writing a data value to an I/O Space Address which
is decoded by the following J3B Jumper settings. Only one byte of the I/O Space is decoded at this
I/O Address, and the location is Write Only.
Table 3
Notes:
1. These I/O address choices doNOT access the CAN Controllers, they are used in
Memory Mode to enable the Memory Space address decoding.
2. Writing a data value of 0xA5 will enable the Memory Space, and a data value of 0x5A
will disable the Memory Space. All other data values written will be ignored.
3. When the Memory Space is permanently enabled (when J3C-1 is removed), any data
value written to the “Memory Enable” I/O address will be ignored.
Base Address Decoding
The CTI CANpro/104 board decodes its Base Address setting (in either Memory or I/O Spaces) by
comparing (matching) various Jumper settings with PC/104 Bus Address bits.
If a Jumper is installed, then the corresponding Address Bit will be matched as a logical “1”.
If a Jumper is removed, then the corresponding Address Bit will be matched as a logical “0”.
The matching of Jumper settings to Address bits depends on whether the board is operated in Memory or I/O
Spaces, and whether PeliCAN or BasicCAN mode is selected.