Compal LA-4991P KSKAA 10M, Satellite A500, LA-4991P 10MG Schematic
A
1 1
B
C
D
E
KSKAA
2 2
LA-4991P
3 3
Bradford 10M/10MG
REV 1.0
Intel Penryn/ Cantiga/ ICH9M
Schematic
2008-05-07 Rev. 1.0
4 4
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2008/10/06 2009/10/06
2008/10/06 2009/10/06
2008/10/06 2009/10/06
C
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
D
Date: Sheet
Compal Electronics, Inc.
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
401662
401662
401662
148Thursday, May 21, 2009
148Thursday, May 21, 2009
148Thursday, May 21, 2009
E
D
D
D
of
of
of
A
Compal Confidential
B
C
D
E
Model Name : KSKAA
File Name : LA-4991P
1 1
Fan Control
Display Port
page 19
CRT
page 18
page 4
Intel Penryn Processor
uPGA-478 Package
(Socket P)
H_A#(3..35) H_D#(0..63)
FSB
667/800/1066MHz
page 4,5,6
Thermal Sensor
EMC1402
page 4
Memory BUS(DDRII)
VGA MXM/B
ATI M92XT,64bit with 256M/512MB
ATI M96,128bit with 512M/1GB
EC
SMBUS
2 2
USB/B-1
3 3
USB/B-2
Finger print/B
Power/B
HDMI CEC Controller
R5F211A4SP
page 20
PCIeMini Card
3G/GPS/TV Tuner
PCIeMini Card
Reserve
BCAS
page 26
page 25
page 27
page 27
page 35
USB port 6
page 28
PCIe port 5
page 28
HDMI Conn.
PCIeMini Card
WiMax
PCIeMini Card
WLAN
RJ45
page 29
page 20
USB port 7
page 28
PCIe port 4
page 28
Express Card
Express Card
RTL8103EL 10/100M
RTL8111DL Giga
LCD Conn.
page 18
PCIE-Express 16X
Level Shifter
page 20
PCIeMini Card
Reserve
PCIe port 11
page 28
PCIeMini Card
UWB/JET
PCIe port 2
page 28
USB port 4
PCIe port 1
PCIe port 3
JMB380
PCIe port 6
FM tuner Conn
page 26
page 29
5IN1
page 32
page 27
5V 480MHz
PCIe 1x [2,4,5]
1.5V 2.5GHz(250MB/s)
5V 480MHz
PCIe 1x
1.5V 2.5GHz(250MB/s)
PCIe 1x
1.5V 2.5GHz(250MB/s)
PCIe 1x
1.5V 2.5GHz(250MB/s)
I2C from SB
USB
USB
Intel Cantiga
GM45/PM45/GL40
GM47/GM49
uFCBGA-1329
page 7,8,9,10,11,12,13
DMI x 4
Intel ICH9-M
BGA-676
LPC BUS
3.3V 33 MHz
Debug Port
page 34
C-Link
page 20,21,22,23
ENE KB926 D3
page 33
USB
5V 480MHz
SATA port 1
5V 1.5GHz(150MB/s)
SATA port 0
5V 1.5GHz(150MB/s)
SATA port 4
5V 1.5GHz(150MB/s)
SATA port 5
5V 1.5GHz(150MB/s)
USB port 3
5V 480MHz
HD Audio
Dual Channel
1.8V DDRII 667/800
USB/B Right
USB port 0,1
page 27
BT conn
USB port 5
page 27
SATA HDD0
SATA ODD
eSATA
page 26
3.3V 24.576MHz/48Mhz
MDC 1.5 Conn
SSD
page 27 page 30
Clock Generator
SLG8SP556VTR
page 16
200pin DDRII-SO-DIMM X2
BANK 0, 1, 2, 3
USB Left
USB port 2
page 27
Felica
USB port 9
page 27
page 25
page 25
page 25
USB Left
USB port 3
page 26
FP conn
USB port 8
page 27
Int. Camera
USB port 11
page 27
HDA Codec
ALC272
page 14,15
CAP SENSOR/B
LIGTH PIPE/B
4 4
LED/B
Touch Pad/B
page 35
page 35
page 35
page 35
RTC CKT.
DC/DC Interface CKT.
Power Circuit DC/DC
page 36,37,38,39
40,41,42
A
page 21
page 35
Int.KBD
page 34
B
SPI ROM
page 34
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
CIR
page 34
2008/10/06 2009/10/06
2008/10/06 2009/10/06
2008/10/06 2009/10/06
C
GSENSOR
page 34
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
D
Int.
MIC CONN
page 31
MIC CONN
page 31 page 31
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
HP CONN
page 31
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
401662
401662
401662
TPA6017
SPK CONN
E
AMP.
page 31
248Thursday, May 21, 2009
248Thursday, May 21, 2009
248Thursday, May 21, 2009
D
D
D
of
of
of
5
4
3
2
1
DESIGN CURRENT 0.1A
B+
TPS51125RGER
D D
N-CHANNEL
KSKAA/Bradford Intel
N-CHANNEL
C C
N-CHANNEL
N-CHANNEL
SI4800
2N7002
SI3456
SI4800
SUSP
SBPWR_EN#
RUNON
SUSP
P-CHANNEL
AO-3413
P-CHANNEL
AO-3413
N-CHANNEL
SI3456
P-CHANNEL
BCPWON
FELICA_PWR
SUSP
ENVDD
DESIGN CURRENT 0.1A
DESIGN CURRENT 0.1A
DESIGN CURRENT 3A
DESIGN CURRENT 2A
DESIGN CURRENT 0.5A
DESIGN CURRENT 0.5A
DESIGN CURRENT 0.5A
DESIGN CURRENT 0.5A
DESIGN CURRENT 0.5A
DESIGN CURRENT 0.5A
DESIGN CURRENT 2A
DESIGN CURRENT 1A
+3VL
+5VL
+VSB
+5VALW
+5VS
+5VS_L_BCAS
+FLICA_VCC
+HDMI_5V_OUT
+5V_SB
+3VALW
+3VS_DP
+3VS
+LCD_VDD
AO-3413
WOL_EN#
P-CHANNEL
DESIGN CURRENT 330mA
+3V_LAN
AO-3413
BT_PWR#
P-CHANNEL
DESIGN CURRENT 180mA
+BT_VCC
AO-3413
B B
VR_ON
P-CHANNEL
SBPWR_EN#
AO-3413
ISL6262
SYSON
TPS51117RGYR
SUSP
N-CHANNEL
SUSP
SUSP#
SI4856
APL5331KAC
TPS51117RGYR
SUSP#
TPS51117RGYR
A A
DESIGN CURRENT 750mA
DESIGN CURRENT 35A
DESIGN CURRENT 7A
DESIGN CURRENT 1A
DESIGN CURRENT 2A
DESIGN CURRENT 2A
DESIGN CURRENT 10A
+3V_SB
+CPU_CORE
+1.8V
+1.8VS
+0.9VS
+1.5VS
+1.05VS
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2008/10/06 2009/10/06
2008/10/06 2009/10/06
2008/10/06 2009/10/06
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
Compal Electronics, Inc.
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
401662
401662
401662
348Thursday, May 21, 2009
348Thursday, May 21, 2009
348Thursday, May 21, 2009
1
D
D
D
of
of
of
A
B
C
D
E
Voltage Rails
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
ON ON
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
ON ON
OFF OFF+5V_SB 5V power rail for SB ON ON
OFF
OFFON
OFF
ONON
ON
OFF
OFF
OFF
OFF
OFF
OFF
G3
BTO Option Table
Function
description
explain
BTO
Function
Power Plane Description
1 1
VIN
B+
+CPU_CORE
Adapter power supply (19V)
AC or battery power rail for power circuit.
Core voltage for CPU
+0.9VS 0.9V switched power rail for DDR terminator
+1.05VS
+1.5VS
+1.8V
+3VALW
1.05V switched power rail
1.5V switched power rail
1.8V power rail for DDR
3.3V always on power rail
S1 S3 S5
ON ON ON OFF
ON ON ON ON
ON OFF
ON OFF
ON OFF OFF
ON OFF OFF
ON OFF
ON
ON ON
ON
+3VL 3.3V always on power rail ONON
+3V_SB 3.3V power rail for LAN ON ON
+3V_LAN 3.3V power rail for LAN ON ON
+3V_WLAN 3.3V power rail for LAN ON ON
+3VS
+5VALW
3.3V switched power rail
5V always on power rail
ON
ON
OFF
ON ON
+5VL 5V always on power rail ON ON
2 2
+5VS
+VSB VSB always on power rail ON ON
+RTCVCC RTC power
+CPU_CORE
+VGA_PCIE_1.1VS
+1.8VS
5V switched power rail
Core voltage for VGA chip
1.1V switched power rail for VGA PCIE
1.8V power rail for VRAM
ON
ON
ON
ON
ON
OFF
ON
ON
ON
STATE
Full ON
S1(Power On Suspend)
S3 (Suspend to RAM)
S4 (Suspend to Disk)
S5 (Soft OFF)
G3 LOWLOWLOWLOW
Intel(UMA)
IHDMI@
3G SIM slot
description
explain
External PCI Devices
BTO
(3)
3G@
SIGNAL
SLP_S1# SLP_S3#
HIGH HIGH HIGH HIGH
LOW
LOW
LOW LOW LOW LOW
HDMI
(Y)
ATI MXM/B
NIHDMI@ HDMI@
Mini card
(D2)
Two Cards
3G@
SLP_S4# SLP_S5#
HIGHHIGHHIGH
LOW
HIGH
COMMON
H@
Felica BLUE TOOTH
(J)
HIGH
LOWLOWLOW
HIGH
CRT
(Q)
CRT@
Finger printer
(F)
Display
(Z)
DP@
CIR
(I)
LAN
(E) (C)
10/100M Giga
8103EL@ 8111DL@
CAMERA & MIC
(X)
(B)
CAMERA MIC
FP@FLICA@
CIR@
CAM@ MIC@
BT@
EC SM Bus1 address
3 3
Device
EC KB926 D3+3VL EC KB926 D3+3VS
Smart Battery+5VL
HDMI-CEC
+5VL
+3VL
FUN/B (CAP Sensor)
Address Address
0001 011X b
0011 010x b
EC SM Bus2 address
Device
PowerPower
CPU THM Sen
+3VS
SMSC SMC1402
0100 110x b
ICH9M SM Bus address
Power
+3V_SB
4 4
+3VS
+3VS
+3VS
+3VS
+3VS
Device
ICH9M
Clock Generator
(SLG8SP556V)
DDR DIMM0
DDR DIMM1
Express
FM Module
A
Address
1101 001Xb
1001 000Xb
1001 010Xb
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2008/10/06 2009/10/06
2008/10/06 2009/10/06
2008/10/06 2009/10/06
C
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
D
Date: Sheet
Compal Electronics, Inc.
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
401662
401662
401662
448Thursday, May 21, 2009
448Thursday, May 21, 2009
448Thursday, May 21, 2009
E
D
D
D
of
of
of
5
@
AA4
AB2
AA3
D22
K5
M3
N2
N3
P5
P2
P4
P1
R1
M1
K3
H2
K2
Y2
U5
R3
W6
U4
Y5
U1
R4
T5
T3
W2
W5
Y4
U2
V4
W3
V1
A6
A5
C4
D5
C6
B4
A3
M4
N5
T2
V3
B2
D2
D3
F6
J4
L5
L4
J1
L2
J3
L1
@
JCPUA
JCPUA
A[3]#
A[4]#
A[5]#
A[6]#
A[7]#
A[8]#
A[9]#
A[10]#
A[11]#
A[12]#
A[13]#
A[14]#
A[15]#
A[16]#
ADSTB[0]#
REQ[0]#
REQ[1]#
REQ[2]#
REQ[3]#
REQ[4]#
A[17]#
A[18]#
A[19]#
A[20]#
A[21]#
A[22]#
A[23]#
A[24]#
A[25]#
A[26]#
A[27]#
A[28]#
A[29]#
A[30]#
A[31]#
A[32]#
A[33]#
A[34]#
A[35]#
ADSTB[1]#
A20M#
FERR#
IGNNE#
STPCLK#
LINT0
LINT1
SMI#
RSVD[01]
RSVD[02]
RSVD[03]
RSVD[04]
RSVD[05]
RSVD[06]
RSVD[07]
RSVD[08]
RSVD[09]
Penryn
Penryn
ADDR GROUP_0
ADDR GROUP_0
ADS#
BNR#
BPRI#
DEFER#
DRDY#
DBSY#
BR0#
IERR#
INIT#
LOCK#
CONTROL
CONTROL
RESET#
RS[0]#
RS[1]#
RS[2]#
TRDY#
HIT#
HITM#
ADDR GROUP_1
ADDR GROUP_1
BPM[0]#
BPM[1]#
BPM[2]#
BPM[3]#
PRDY#
PREQ#
TCK
TDI
TDO
TMS
TRST#
DBR#
XDP/ITP SIGNALS
XDP/ITP SIGNALS
THERMAL
THERMAL
PROCHOT#
THERMDA
THERMDC
ICH
ICH
THERMTRIP#
H CLK
H CLK
BCLK[0]
BCLK[1]
RESERVED
RESERVED
H1
E2
G5
H5
F21
E1
F1
D20
B3
H4
C1
F3
F4
G3
G2
G6
E4
AD4
AD3
AD1
AC4
AC2
AC1
AC5
AA6
AB3
AB5
AB6
C20
D21
A24
B25
C7
A22
A21
H_A#[3..16]7
D D
H_ADSTB#07
H_REQ#07
H_REQ#17
H_REQ#27
H_REQ#37
H_REQ#47
H_A#[17..35]7
C C
H_ADSTB#17
H_A20M#22
H_FERR#22
H_IGNNE#22
H_STPCLK#22
H_INTR22
H_NMI22
H_SMI#22
Reserve for
debug
close to South
Bridge
B B
H_FERR#
C596 180P_0402_50V8J@C596 180P_0402_50V8J@
12
H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35
H_A20M#
H_FERR#
H_IGNNE#
H_STPCLK#
H_INTR
H_NMI
H_SMI#
4
H_IERR#
R1 56_0402_5%R1 56_0402_5%
XDP_TCK
XDP_TDI
XDP_TDO
XDP_TMS
XDP_TRST#
XDP_DBRESET#
H_PROCHOT#
H_THERMDA
H_THERMDC
1 2
H_INIT#
H_RESET#
H_ADS# 7
H_BNR# 7
H_BPRI# 7
H_DEFER# 7
H_DRDY# 7
H_DBSY# 7
H_BR0# 7
H_INIT# 22
H_LOCK# 7
H_RESET# 7
H_RS#0 7
H_RS#1 7
H_RS#2 7
H_TRDY# 7
H_HIT# 7
H_HITM# 7
XDP_DBRESET# 23
H_THERMTRIP# 8,22
CLK_CPU_BCLK 16
CLK_CPU_BCLK# 16
+1.05VS
if use XDP,these resistor are 51ohm
XDP_TDO
XDP_TMS
XDP_TDI
XDP_TCK
XDP_TRST#
T13PAD T13PAD
+1.05VS
3
+1.05VS
1 2
R14 54.9_0402_1%R14 54.9_0402_1%
1 2
R4 54.9_0402_1%R4 54.9_0402_1%
1 2
R5 54.9_0402_1%R5 54.9_0402_1%
1 2
R6 54.9_0402_1%R6 54.9_0402_1%
1 2
R7 54.9_0402_1%R7 54.9_0402_1%
1 2
R8 56_0402_5%@R8 56_0402_5%@
1 2
R9 56_0402_5%R9 56_0402_5%
H_PROCHOT#
PROCHOT# PU: 68Ohm near CPU and MVP6.
56Ohm near CPU if no used.
H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil
B
B
2
E
E
3 1
Q6
Q6
MMBT3904_SOT23@
MMBT3904_SOT23@
C
C
EN_DFAN133
+3VS
OCP# 23
+FAN1
10mil
+3VS
0.1U_0402_16V4Z
0.1U_0402_16V4Z
C2
C2
1 2
2200P_0402_50V7K
2200P_0402_50V7K
R3
R3
1 2
10K_0402_5%
10K_0402_5%
+5VS
1A
1
2
1
C1
C1
2
H_THERMDA
H_THERMDC
CPU_THERM#
U2
U2
1
EN
2
VIN
3
VOUT
4
VSET
APL5607KI-TRG_SO8
APL5607KI-TRG_SO8
C5
C5
10U_0805_10V4Z
10U_0805_10V4Z
2
U1
U1
1
VDD
2
DP
3
DN
4
THERM#
EMC1402-1-ACZL-TR_MSOP8
EMC1402-1-ACZL-TR_MSOP8
Address:0100_1100 EMC1402-1
Address:0100_1101 EMC1402-2
SMCLK
SMDATA
ALERT#
GND
8
7
6
5
1 2
R2 10K_0402_5%
R2 10K_0402_5%
FAN Control Circuit
12
1SS355_SOD323-2
1SS355_SOD323-2
D1
D1
@
@
12
D2
D2
@
@
BAS16_SOT23-3
BAS16_SOT23-3
2
1
+FAN1
C4
1000P_0402_25V8J@C41000P_0402_25V8J@
10U_0805_10V4Z
10U_0805_10V4Z
8
GND
7
GND
6
GND
5
GND
2
C3
C3
1
1
C64 33P_0402_50V8KC64 33P_0402_50V8K
1 2
EC_SMB_CK2 17,33,34,35
EC_SMB_DA2 17,33,34,35
@
@
Reserve for source control
+3VS
1
2
3
4
5
ACES_85204-0300N
ACES_85204-0300N
R10 10K_0402_5%R10 10K_0402_5%
1
C6
@C6
@
0.01U_0402_25V7K
0.01U_0402_25V7K
2
JFAN
JFAN
@
@
1
2
3
GND
GND
12
FAN_SPEED1 33
+3VS
H_SMI#
H_INIT#
H_NMI
H_A20M#
H_INTR
H_IGNNE#
H_STPCLK#
A A
12
C597 180P_0402_50V8J@C597 180P_0402_50V8J@
12
C598 180P_0402_50V8J@C598 180P_0402_50V8J@
12
C599 180P_0402_50V8J@C599 180P_0402_50V8J@
12
C600 180P_0402_50V8J@C600 180P_0402_50V8J@
12
C601 180P_0402_50V8J@C601 180P_0402_50V8J@
12
C602 180P_0402_50V8J@C602 180P_0402_50V8J@
12
C603 180P_0402_50V8J@C603 180P_0402_50V8J@
Reserve for
debug
close to CPU
5
Security Classification
Security Classification
Security Classification
2008/10/06 2009/10/06
2008/10/06 2009/10/06
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2008/10/06 2009/10/06
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
Compal Electronics, Inc.
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
401662
401662
401662
1
D
D
D
of
548Thursday, May 21, 2009
of
548Thursday, May 21, 2009
of
548Thursday, May 21, 2009
5
H_D#[0..15]7
D D
H_DSTBN#07
H_DSTBP#07
H_DINV#07
H_D#[16..31]7
C C
R11
R11
1K_0402_1%
1K_0402_1%
R17
R17
2K_0402_1%
2K_0402_1%
+1.05VS
12
12
Close to
CPU pin
AD26
within
500mils.
+CPU_GTLREF
H_DSTBN#17
H_DSTBP#17
H_DINV#17
CPU_BSEL08,16
CPU_BSEL18,16
CPU_BSEL28,16
H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
+CPU_GTLREF
layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs
B B
CPU_BSEL CPU_BSEL2 CPU_BSEL1
166
200
01
0
1
CPU_BSEL0
266 0 0 0
G22
G25
G24
H26
H25
M24
M23
R24
N25
M26
N24
AD26
C23
D25
C24
AF26
AF1
C21
1
0
E22
F24
E26
F23
E25
E23
K24
H22
F26
K22
H23
N22
K25
P26
R23
L23
L22
P25
P23
P22
T24
L25
T25
L26
A26
B22
B23
J24
J23
J26
C3
4
@
@
JCPUB
JCPUB
D[0]#
D[1]#
D[2]#
D[3]#
D[4]#
D[5]#
D[6]#
D[7]#
D[8]#
D[9]#
D[10]#
D[11]#
D[12]#
D[13]#
D[14]#
D[15]#
DSTBN[0]#
DSTBP[0]#
DINV[0]#
D[16]#
D[17]#
D[18]#
D[19]#
D[20]#
D[21]#
D[22]#
D[23]#
D[24]#
D[25]#
D[26]#
D[27]#
D[28]#
D[29]#
D[30]#
D[31]#
DSTBN[1]#
DSTBP[1]#
DINV[1]#
GTLREF
TEST1
TEST2
TEST3
TEST4
TEST5
TEST6
TEST7
BSEL[0]
BSEL[1]
BSEL[2]
Penryn
Penryn
DATA GRP 0
DATA GRP 0
MISC
MISC
DATA GRP 1
DATA GRP 1
D[32]#
D[33]#
D[34]#
D[35]#
D[36]#
D[37]#
D[38]#
D[39]#
D[40]#
DATA GRP 2DATA GRP 3
DATA GRP 2DATA GRP 3
D[41]#
D[42]#
D[43]#
D[44]#
D[45]#
D[46]#
D[47]#
DSTBN[2]#
DSTBP[2]#
DINV[2]#
D[48]#
D[49]#
D[50]#
D[51]#
D[52]#
D[53]#
D[54]#
D[55]#
D[56]#
D[57]#
D[58]#
D[59]#
D[60]#
D[61]#
D[62]#
D[63]#
DSTBN[3]#
DSTBP[3]#
DINV[3]#
COMP[0]
COMP[1]
COMP[2]
COMP[3]
DPRSTP#
DPSLP#
DPWR#
PWRGOOD
SLP#
PSI#
H_CPUSLP#
H_PWRGOOD
H_DPRSTP#
H_DPSLP#
H_D#32
Y22
H_D#33
AB24
H_D#34
V24
H_D#35
V26
H_D#36
V23
H_D#37
T22
H_D#38
U25
H_D#39
U23
H_D#40
Y25
H_D#41
W22
H_D#42
Y23
H_D#43
W24
H_D#44
W25
H_D#45
AA23
H_D#46
AA24
H_D#47
AB25
Y26
AA26
U22
H_D#48
AE24
H_D#49
AD24
H_D#50
AA21
H_D#51
AB22
H_D#52
AB21
H_D#53
AC26
H_D#54
AD20
H_D#55
AE22
H_D#56
AF23
H_D#57
AC25
H_D#58
AE21
H_D#59
AD21
H_D#60
AC22
H_D#61
AD23
H_D#62
AF22
H_D#63
AC23
AE25
AF24
AC20
COMP0
R26
COMP1
U26
COMP2
AA1
COMP3
Y1
H_DPRSTP#
E5
H_DPSLP#
B5
D24
H_PWRGOOD
D6
H_CPUSLP#
D7
AE6
12
C650 180P_0402_50V8J@C650 180P_0402_50V8J@
12
C651 180P_0402_50V8J@C651 180P_0402_50V8J@
12
C652 180P_0402_50V8JC652 180P_0402_50V8J
12
C653 180P_0402_50V8J@C653 180P_0402_50V8J@
3
H_D#[32..47] 7
H_DSTBN#2 7
H_DSTBP#2 7
H_DINV#2 7
H_D#[48..63] 7
H_DSTBN#3 7
H_DSTBP#3 7
H_DINV#3 7
H_DPRSTP# 8,22,43
H_DPSLP# 22
H_DPWR# 7
H_PWRGOOD 22
H_CPUSLP# 7
H_PSI# 43
2
Resistor placed within
0.5" of CPU pin.Trace
should be at least 25
mils away from any other
toggling signal.
COMP[0,2] trace width is
18 mils. COMP[1,3] trace
width is 4 mils.
COMP0
1 2
R12 27.4_0402_1%R12 27.4_0402_1%
COMP1
1 2
R13 54.9_0402_1%R13 54.9_0402_1%
COMP2
1 2
R15 27.4_0402_1%R15 27.4_0402_1%
COMP3
1 2
R18 54.9_0402_1%R18 54.9_0402_1%
layout note: Please use "Daisy Chain"
to layout and the signal (H_DPRSTP#)
is routed from ICH9 to power IC,
then to NB and CPU
Reserve for
debug
close to CPU
@
@
JCPUD
JCPUD
A4
VSS[001]
A8
VSS[002]
A11
VSS[003]
A14
VSS[004]
A16
VSS[005]
A19
VSS[006]
A23
VSS[007]
AF2
VSS[008]
B6
VSS[009]
B8
VSS[010]
B11
VSS[011]
B13
VSS[012]
B16
VSS[013]
B19
VSS[014]
B21
VSS[015]
B24
VSS[016]
C5
VSS[017]
C8
VSS[018]
C11
VSS[019]
C14
VSS[020]
C16
VSS[021]
C19
VSS[022]
C2
VSS[023]
C22
VSS[024]
C25
VSS[025]
D1
VSS[026]
D4
VSS[027]
D8
VSS[028]
D11
VSS[029]
D13
VSS[030]
D16
VSS[031]
D19
VSS[032]
D23
VSS[033]
D26
VSS[034]
E3
VSS[035]
E6
VSS[036]
E8
VSS[037]
E11
VSS[038]
E14
VSS[039]
E16
VSS[040]
E19
VSS[041]
E21
VSS[042]
E24
VSS[043]
F5
VSS[044]
F8
VSS[045]
F11
VSS[046]
F13
VSS[047]
F16
VSS[048]
F19
VSS[049]
F2
VSS[050]
F22
VSS[051]
F25
VSS[052]
G4
VSS[053]
G1
VSS[054]
G23
VSS[055]
G26
VSS[056]
H3
VSS[057]
H6
VSS[058]
H21
VSS[059]
H24
VSS[060]
J2
VSS[061]
J5
VSS[062]
J22
VSS[063]
J25
VSS[064]
K1
VSS[065]
K4
VSS[066]
K23
VSS[067]
K26
VSS[068]
L3
VSS[069]
L6
VSS[070]
L21
VSS[071]
L24
VSS[072]
M2
VSS[073]
M5
VSS[074]
M22
VSS[075]
M25
VSS[076]
N1
VSS[077]
N4
VSS[078]
N23
VSS[079]
N26
VSS[080]
VSS[081]P3VSS[162]
Penryn
Penryn
VSS[082]
VSS[083]
VSS[084]
VSS[085]
VSS[086]
VSS[087]
VSS[088]
VSS[089]
VSS[090]
VSS[091]
VSS[092]
VSS[093]
VSS[094]
VSS[095]
VSS[096]
VSS[097]
VSS[098]
VSS[099]
VSS[100]
VSS[101]
VSS[102]
VSS[103]
VSS[104]
VSS[105]
VSS[106]
VSS[107]
VSS[108]
VSS[109]
VSS[110]
VSS[111]
VSS[112]
VSS[113]
VSS[114]
VSS[115]
VSS[116]
VSS[117]
VSS[118]
VSS[119]
VSS[120]
VSS[121]
VSS[122]
VSS[123]
VSS[124]
VSS[125]
VSS[126]
VSS[127]
VSS[128]
VSS[129]
VSS[130]
VSS[131]
VSS[132]
VSS[133]
VSS[134]
VSS[135]
VSS[136]
VSS[137]
VSS[138]
VSS[139]
VSS[140]
VSS[141]
VSS[142]
VSS[143]
VSS[144]
VSS[145]
VSS[146]
VSS[147]
VSS[148]
VSS[149]
VSS[150]
VSS[151]
VSS[152]
VSS[153]
VSS[154]
VSS[155]
VSS[156]
VSS[157]
VSS[158]
VSS[159]
VSS[160]
VSS[161]
VSS[163]
1
P6
P21
P24
R2
R5
R22
R25
T1
T4
T23
T26
U3
U6
U21
U24
V2
V5
V22
V25
W1
W4
W23
W26
Y3
Y6
Y21
Y24
AA2
AA5
AA8
AA11
AA14
AA16
AA19
AA22
AA25
AB1
AB4
AB8
AB11
AB13
AB16
AB19
AB23
AB26
AC3
AC6
AC8
AC11
AC14
AC16
AC19
AC21
AC24
AD2
AD5
AD8
AD11
AD13
AD16
AD19
AD22
AD25
AE1
AE4
AE8
AE11
AE14
AE16
AE19
AE23
AE26
A2
AF6
AF8
AF11
AF13
AF16
AF19
AF21
A25
AF25
.
.
A A
Security Classification
Security Classification
Security Classification
2008/10/06 2009/10/06
2008/10/06 2009/10/06
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2008/10/06 2009/10/06
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
Compal Electronics, Inc.
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
401662
401662
401662
1
D
D
D
of
648Thursday, May 21, 2009
of
648Thursday, May 21, 2009
of
648Thursday, May 21, 2009
5
VCC[068]
VCC[069]
VCC[070]
VCC[071]
VCC[072]
VCC[073]
VCC[074]
VCC[075]
VCC[076]
VCC[077]
VCC[078]
VCC[079]
VCC[080]
VCC[081]
VCC[082]
VCC[083]
VCC[084]
VCC[085]
VCC[086]
VCC[087]
VCC[088]
VCC[089]
VCC[090]
VCC[091]
VCC[092]
VCC[093]
VCC[094]
VCC[095]
VCC[096]
VCC[097]
VCC[098]
VCC[099]
VCC[100]
VCCP[01]
VCCP[02]
VCCP[03]
VCCP[04]
VCCP[05]
VCCP[06]
VCCP[07]
VCCP[08]
VCCP[09]
VCCP[10]
VCCP[11]
VCCP[12]
VCCP[13]
VCCP[14]
VCCP[15]
VCCP[16]
VCCA[01]
VCCA[02]
VID[0]
VID[1]
VID[2]
VID[3]
VID[4]
VID[5]
VID[6]
VCCSENSE
VSSSENSE
+CPU_CORE
330U_D2_2VY_R7M
330U_D2_2VY_R7M
1
+
+
C8
C7
C7
.
.
VCCSENSE
C8
2
330U_D2_2VY_R7M
330U_D2_2VY_R7M
change highly to H1.9 for thermal type issue.
AB20
AB7
AC7
AC9
AC12
C79
C79
AC13
AC15
AC17
AC18
330U_6.3V_M_R15
330U_6.3V_M_R15
AD7
AD9
AD10
AD12
AD14
AD15
AD17
AD18
AE9
AE10
AE12
AE13
AE15
AE17
AE18
AE20
AF9
AF10
AF12
AF14
AF15
AF17
AF18
AF20
G21
V6
J6
K6
M6
J21
K21
M21
N21
N6
R21
R6
T21
T6
V21
W21
B26
C26
AD6
AF5
AE5
AF4
AE3
AF3
AE2
VCCSENSE
AF7
VSSSENSE
AE7
330U_D2_2VY_R7M
330U_D2_2VY_R7M
1
+
+
2
330U_6.3V_M_R15
330U_6.3V_M_R15
1
+
+
@
@
2
reserve for test
please co-layout with C7~C10
C80
C80
@
@
1
+
+
C9
C9
2
1
+
+
2
+1.05VS
1
2
CPU_VID0 43
CPU_VID1 43
CPU_VID2 43
CPU_VID3 43
CPU_VID4 43
CPU_VID5 43
CPU_VID6 43
VCCSENSE 43
VSSSENSE 43
Near CPU CORE regulator
ESR <= 1.5m ohm
Capacitor > 1980uF
D D
+CPU_CORE +CPU_CORE
C C
B B
AA10
AA12
AA13
AA15
AA17
AA18
AA20
AC10
AB10
AB12
AB14
AB15
AB17
AB18
A10
A12
A13
A15
A17
A18
A20
B10
B12
B14
B15
B17
B18
B20
C10
C12
C13
C15
C17
C18
D10
D12
D14
D15
D17
D18
E10
E12
E13
E15
E17
E18
E20
F10
F12
F14
F15
F17
F18
F20
AA7
AA9
AB9
A7
A9
B7
B9
C9
D9
E7
E9
F7
F9
@
@
JCPUC
JCPUC
VCC[001]
VCC[002]
VCC[003]
VCC[004]
VCC[005]
VCC[006]
VCC[007]
VCC[008]
VCC[009]
VCC[010]
VCC[011]
VCC[012]
VCC[013]
VCC[014]
VCC[015]
VCC[016]
VCC[017]
VCC[018]
VCC[019]
VCC[020]
VCC[021]
VCC[022]
VCC[023]
VCC[024]
VCC[025]
VCC[026]
VCC[027]
VCC[028]
VCC[029]
VCC[030]
VCC[031]
VCC[032]
VCC[033]
VCC[034]
VCC[035]
VCC[036]
VCC[037]
VCC[038]
VCC[039]
VCC[040]
VCC[041]
VCC[042]
VCC[043]
VCC[044]
VCC[045]
VCC[046]
VCC[047]
VCC[048]
VCC[049]
VCC[050]
VCC[051]
VCC[052]
VCC[053]
VCC[054]
VCC[055]
VCC[056]
VCC[057]
VCC[058]
VCC[059]
VCC[060]
VCC[061]
VCC[062]
VCC[063]
VCC[064]
VCC[065]
VCC[066]
VCC[067]
Penryn
Penryn
4
1
+
+
C10
C10
2
330U_D2_2VY_R7M
330U_D2_2VY_R7M
+
+
C43
C43
330U_D2_2VY_R7M
330U_D2_2VY_R7M
Near pin B26
1
2
+CPU_CORE
R19100_0402_1% R19100_0402_1%
12
Mid Frequence Decoupling
+1.05VS
1
2
C50
C50
0.01U_0402_25V7K
0.01U_0402_25V7K
+CPU_CORE
Place these capacitors on L8
(North side,Secondary Layer)
+CPU_CORE
Place these capacitors on L8
(North side,Secondary Layer)
+CPU_CORE
Place these capacitors on L8
(Sorth side,Secondary Layer)
+CPU_CORE
Place these capacitors on L8
(Sorth side,Secondary Layer)
Place these inside socket cavity on L8
(North side Secondary)
1
C45
C44
C44
0.1U_0402_10V6K
0.1U_0402_10V6K
+1.5VS
1
C51
C51
10U_0805_6.3V6M
10U_0805_6.3V6M
2
C45
0.1U_0402_10V6K
0.1U_0402_10V6K
2
1
C11
C11
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C19
C19
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C27
C27
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C35
C35
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
2
3
1
C12
C12
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C20
C20
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C28
C28
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C36
C36
10U_0805_6.3V6M
10U_0805_6.3V6M
2
C46
C46
0.1U_0402_10V6K
0.1U_0402_10V6K
1
C47
C47
0.1U_0402_10V6K
0.1U_0402_10V6K
2
1
C13
C13
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C21
C21
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C29
C29
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C37
C37
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C48
C48
0.1U_0402_10V6K
0.1U_0402_10V6K
2
1
C14
C14
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C22
C22
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C30
C30
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C38
C38
10U_0805_6.3V6M
10U_0805_6.3V6M
2
2
1
C49
C49
0.1U_0402_10V6K
0.1U_0402_10V6K
2
1
C15
C15
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C23
C23
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C31
C31
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C39
C39
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C16
C16
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C24
C24
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C32
C32
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C40
C40
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C17
C17
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C25
C25
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C33
C33
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C41
C41
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
1
C18
C18
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C26
C26
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C34
C34
10U_0805_6.3V6M
10U_0805_6.3V6M
2
1
C42
C42
10U_0805_6.3V6M
10U_0805_6.3V6M
2
VSSSENSE
A A
Close to CPU pin
R20100_0402_1% R20100_0402_1%
12
within 500mils.
Security Classification
Security Classification
Length match within 25 mils.
The trace width/space/other is
14/7/25.
5
Security Classification
2008/10/06 2009/10/06
2008/10/06 2009/10/06
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2008/10/06 2009/10/06
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
Compal Electronics, Inc.
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
401662
401662
401662
1
D
D
D
of
748Thursday, May 21, 2009
of
748Thursday, May 21, 2009
of
748Thursday, May 21, 2009
5
4
3
2
1
U3A
H_D#[0..63]5
D D
C C
Layout Note:
H_RCOMP / +H_VREF / H_SWNG
trace width and spacing is 10/20
within 100 mils from NB
+1.05VS+1.05VS
12
B B
R21
R21
1K_0402_1%
1K_0402_1%
12
R23
R23
2K_0402_1%
2K_0402_1%
1
C52
C52
0.1U_0402_16V4Z
0.1U_0402_16V4Z
@
@
2
H_RCOMP+H_VREF
12
R24
R24
24.9_0402_1%
24.9_0402_1%
12
R22
R22
221_0402_1%
221_0402_1%
H_SWING=0.3125*VCCP
12
R25
R25
100_0402_1%
100_0402_1%
H_SWNG
1
2
C53
C53
0.1U_0402_16V4Z
0.1U_0402_16V4Z
H_RESET#4
H_CPUSLP#5
Near B3 pin
H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63
H_SWNG
H_RCOMP
+H_VREF
U3A
F2
H_D#_0
G8
H_D#_1
F8
H_D#_2
E6
H_D#_3
G2
H_D#_4
H6
H_D#_5
H2
H_D#_6
F6
H_D#_7
D4
H_D#_8
H3
H_D#_9
M9
H_D#_10
M11
H_D#_11
J1
H_D#_12
J2
H_D#_13
N12
H_D#_14
J6
H_D#_15
P2
H_D#_16
L2
H_D#_17
R2
H_D#_18
N9
H_D#_19
L6
H_D#_20
M5
H_D#_21
J3
H_D#_22
N2
H_D#_23
R1
H_D#_24
N5
H_D#_25
N6
H_D#_26
P13
H_D#_27
N8
H_D#_28
L7
H_D#_29
N10
H_D#_30
M3
H_D#_31
Y3
H_D#_32
AD14
H_D#_33
Y6
H_D#_34
Y10
H_D#_35
Y12
H_D#_36
Y14
H_D#_37
Y7
H_D#_38
W2
H_D#_39
AA8
H_D#_40
Y9
H_D#_41
AA13
H_D#_42
AA9
H_D#_43
AA11
H_D#_44
AD11
H_D#_45
AD10
H_D#_46
AD13
H_D#_47
AE12
H_D#_48
AE9
H_D#_49
AA2
H_D#_50
AD8
H_D#_51
AA3
H_D#_52
AD3
H_D#_53
AD7
H_D#_54
AE14
H_D#_55
AF3
H_D#_56
AC1
H_D#_57
AE3
H_D#_58
AC3
H_D#_59
AE11
H_D#_60
AE8
H_D#_61
AG2
H_D#_62
AD6
H_D#_63
C5
H_SWING
E3
H_RCOMP
C12
H_CPURST#
E11
H_CPUSLP#
A11
H_AVREF
B11
H_DVREF
CANTIGA ES_FCBGA1329
CANTIGA ES_FCBGA1329
G7R3@
G7R3@
H_ADSTB#_0
H_ADSTB#_1
H_BREQ#
H_DEFER#
HOST
HOST
H_DBSY#
HPLL_CLK
HPLL_CLK#
H_DPWR#
H_DRDY#
H_LOCK#
H_TRDY#
H_DINV#_0
H_DINV#_1
H_DINV#_2
H_DINV#_3
H_DSTBN#_0
H_DSTBN#_1
H_DSTBN#_2
H_DSTBN#_3
H_DSTBP#_0
H_DSTBP#_1
H_DSTBP#_2
H_DSTBP#_3
H_REQ#_0
H_REQ#_1
H_REQ#_2
H_REQ#_3
H_REQ#_4
H_A#_3
H_A#_4
H_A#_5
H_A#_6
H_A#_7
H_A#_8
H_A#_9
H_A#_10
H_A#_11
H_A#_12
H_A#_13
H_A#_14
H_A#_15
H_A#_16
H_A#_17
H_A#_18
H_A#_19
H_A#_20
H_A#_21
H_A#_22
H_A#_23
H_A#_24
H_A#_25
H_A#_26
H_A#_27
H_A#_28
H_A#_29
H_A#_30
H_A#_31
H_A#_32
H_A#_33
H_A#_34
H_A#_35
H_ADS#
H_BNR#
H_BPRI#
H_HIT#
H_HITM#
H_RS#_0
H_RS#_1
H_RS#_2
A14
C15
F16
H13
C18
M16
J13
P16
R16
N17
M13
E17
P17
F17
G20
B19
J16
E20
H16
J20
L17
A17
B17
L16
C21
J17
H20
B18
K17
B20
F21
K21
L20
H12
B16
G17
A9
F11
G12
E9
B10
AH7
AH6
J11
F9
H9
E12
H11
C9
J8
L3
Y13
Y1
L10
M7
AA5
AE6
L9
M8
AA6
AE5
B15
K13
F13
B13
B14
B6
F12
C8
H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35
H_A#[3..35] 4
H_ADS# 4
H_ADSTB#0 4
H_ADSTB#1 4
H_BNR# 4
H_BPRI# 4
H_BR0# 4
H_DEFER# 4
H_DBSY# 4
CLK_MCH_BCLK 16
CLK_MCH_BCLK# 16
H_DPWR# 5
H_DRDY# 4
H_HIT# 4
H_HITM# 4
H_LOCK# 4
H_TRDY# 4
H_DINV#0 5
H_DINV#1 5
H_DINV#2 5
H_DINV#3 5
H_DSTBN#0 5
H_DSTBN#1 5
H_DSTBN#2 5
H_DSTBN#3 5
H_DSTBP#0 5
H_DSTBP#1 5
H_DSTBP#2 5
H_DSTBP#3 5
H_REQ#0 4
H_REQ#1 4
H_REQ#2 4
H_REQ#3 4
H_REQ#4 4
H_RS#0 4
H_RS#1 4
H_RS#2 4
A A
Security Classification
Security Classification
Security Classification
2008/10/06 2009/10/06
2008/10/06 2009/10/06
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2008/10/06 2009/10/06
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
Compal Electronics, Inc.
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
401662
401662
401662
848Thursday, May 21, 2009
848Thursday, May 21, 2009
848Thursday, May 21, 2009
1
D
D
D
of
of
of
Strap Pin Table
5
011 = FSB667
CFG[2:0]
Internal pull-up
CFG5
Internal pull-up
CFG6
D D
C C
B B
+3VS
A A
Internal pull-up
CFG7
Internal pull-up
CFG9
Internal pull-up
CFG10
CFG[13:12]
Internal pull-up
Internal pull-up
CFG16
Internal pull-down
CFG19
CFG20
Internal pull-down
(PCIE/SDVO select)
1 2
R52 10K_0402_5%R52 10K_0402_5%
ICH_PWROK23
010 = FSB800
000 = FSB1067
0 = DMI x 2
1 = DMI x 4
0 = iTPM Host Interface is enabled
1 = iTPM Host Interface is Disabled
0 = Intel Management Engine Crypto Transport Layer Security
(TLS) cipher suite with no confidentiality
1 = Intel Management Engine Crypto TLS cipher suite with
confidentiality
0 = Lane Reversal Enable
0 = PCIe Loopback Enable
1 = Disable
01 = All Z Mode Enabled
00 = Reserved
10 = XOR Mode Enabled
11 = Normal Operation
0 = Dynamic ODT Disabled
1 = Dynamic ODT Enabled
0 = Normal Operation
1 = DMI Lane Reversal Enable
(Default)
*
(Default)
*
(Default)
*
(Default)1 = Normal Operation
*
(Default)
*
*
can support disble by SW.
(Default)
*
(Default)
(Default)
*
0 = Only PCIE or [SDVO/DP/HDMI] is operational.
1 = PCIE/[SDVO/DP/HDMI] are operating simu.
R35 1K_0402_5%R35 1K_0402_5%
R36 1K_0402_5%R36 1K_0402_5%
R37 1K_0402_5%R37 1K_0402_5%
R39 2.21K_0402_1%@R39 2.21K_0402_1%@
R40 2.21K_0402_1%@R40 2.21K_0402_1%@
R43 2.21K_0402_1%@R43 2.21K_0402_1%@
R44 2.21K_0402_1%@R44 2.21K_0402_1%@
R45 2.21K_0402_1%@R45 2.21K_0402_1%@
R46 2.21K_0402_1%@R46 2.21K_0402_1%@
R47 2.21K_0402_1%@R47 2.21K_0402_1%@
+3VS
R48 2.21K_0402_1%@R48 2.21K_0402_1%@
R49 4.02K_0402_1%R49 4.02K_0402_1%
R50 4.02K_0402_1%@R50 4.02K_0402_1%@
R51 0_0402_5%R51 0_0402_5%
R53 0_0402_5%R53 0_0402_5%
R54 100_0402_5%R54 100_0402_5%
R55 0_0402_5%R55 0_0402_5%
R56 0_0402_5%R56 0_0402_5%
GMCH_PWROK
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
PM_EXTTS#_R
Use VGATE for GMCH_PWROK
VGATE23,33,43
5
CPU_BSEL05,16
CPU_BSEL15,16
CPU_BSEL25,16
PM_SYNC#23
PM_EXTTS#14,15
PLT_RST#17,21,26,28,29,32,33,34
H_THERMTRIP#4,22
PM_DPRSLPVR23,43
1 2
R58 0_0402_5%@R58 0_0402_5%@
1 2
R59 0_0402_5%R59 0_0402_5%
4
U3B
U3B
M36
RSVD1
N36
RSVD2
R33
RSVD3
T33
RSVD4
AH9
RSVD5
AH10
RSVD6
AH12
RSVD7
AH13
RSVD8
K12
RSVD9
AL34
RSVD10
AK34
RSVD11
AN35
RSVD12
AM35
RSVD13
T24
RSVD14
B31
RSVD15
B2
RSVD16
M1
RSVD17
AY21
RSVD20
BG23
RSVD22
BF23
RSVD23
BH18
RSVD24
BF18
RSVD25
(Default)
*
4
MCH_CLKSEL0
MCH_CLKSEL1
MCH_CLKSEL2
T1 PADT1 PAD
T2 PADT2 PAD
MCH_CFG_5
MCH_CFG_6
MCH_CFG_7
MCH_CFG_9
MCH_CFG_10
MCH_CFG_12
MCH_CFG_13
MCH_CFG_16
T12 PADT12 PAD
MCH_CFG_19
MCH_CFG_20
PM_SYNC#_R
PM_EXTTS#_R
GMCH_PWROK
MCH_RSTIN#
NB_THERMTRIP#
DPRSLPVR
12
12
12
H_DPRSTP#5,22,43
T25
CFG_0
R25
CFG_1
P25
CFG_2
P20
CFG_3
P24
CFG_4
C25
CFG_5
N24
CFG_6
M24
CFG_7
E21
CFG_8
C23
CFG_9
C24
CFG_10
N21
CFG_11
P21
CFG_12
T21
CFG_13
R20
CFG_14
M20
CFG_15
L21
CFG_16
H21
CFG_17
P29
CFG_18
R28
CFG_19
T28
CFG_20
R29
PM_SYNC#
B7
PM_DPRSTP#
N33
PM_EXT_TS#_0
P32
PM_EXT_TS#_1
AT40
PWROK
AT11
RSTIN#
T20
THERMTRIP#
R32
DPRSLPVR
BG48
NC_1
BF48
NC_2
BD48
NC_3
BC48
NC_4
BH47
NC_5
BG47
NC_6
BE47
NC_7
BH46
NC_8
BF46
NC_9
BG45
NC_10
BH44
NC_11
BH43
NC_12
BH6
NC_13
BH5
NC_14
BG4
NC_15
BH3
NC_16
BF3
NC_17
BH2
NC_18
BG2
NC_19
BE2
NC_20
BG1
NC_21
BF1
NC_22
BD1
NC_23
BC1
NC_24
F1
NC_25
A47
NC_26
CANTIGA ES_FCBGA1329
CANTIGA ES_FCBGA1329
G7R3@
G7R3@
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
RSVD CFG PM NC
RSVD CFG PM NC
3
DDR CLK/ CONTROL/ COMPENSATIONHDA
DDR CLK/ CONTROL/ COMPENSATIONHDA
DPLL_REF_SSCLK#
CLKDMIGRAPHICS VIDMEMISC
CLKDMIGRAPHICS VIDMEMISC
3
AP24
SA_CK_0
AT21
SA_CK_1
AV24
SB_CK_0
AU20
SB_CK_1
AR24
SA_CK#_0
AR21
SA_CK#_1
AU24
SB_CK#_0
AV20
SB_CK#_1
BC28
SA_CKE_0
AY28
SA_CKE_1
AY36
SB_CKE_0
BB36
SB_CKE_1
BA17
SA_CS#_0
AY16
SA_CS#_1
AV16
SB_CS#_0
AR13
SB_CS#_1
BD17
SA_ODT_0
AY17
SA_ODT_1
BF15
SB_ODT_O
AY13
SB_ODT_1
SM_RCOMP
SM_RCOMP#
SM_RCOMP_VOH
SM_RCOMP_VOL
SM_VREF
SM_PWROK
SM_REXT
SM_DRAMRST#
DPLL_REF_CLK
DPLL_REF_CLK#
DPLL_REF_SSCLK
PEG_CLK
PEG_CLK#
DMI_RXN_0
DMI_RXN_1
DMI_RXN_2
DMI_RXN_3
DMI_RXP_0
DMI_RXP_1
DMI_RXP_2
DMI_RXP_3
DMI_TXN_0
DMI_TXN_1
DMI_TXN_2
DMI_TXN_3
DMI_TXP_0
DMI_TXP_1
DMI_TXP_2
DMI_TXP_3
GFX_VID_0
GFX_VID_1
GFX_VID_2
GFX_VID_3
GFX_VID_4
GFX_VR_EN
CL_CLK
CL_DATA
CL_PWROK
CL_RST#
CL_VREF
DDPC_CTRLCLK
DDPC_CTRLDATA
SDVO_CTRLCLK
SDVO_CTRLDATA
CLKREQ#
ICH_SYNC#
TSATN#
HDA_BCLK
HDA_RST#
HDA_SDI
HDA_SDO
HDA_SYNC
2008/10/06 2009/10/06
2008/10/06 2009/10/06
2008/10/06 2009/10/06
SMRCOMP
BG22
SMRCOMP#
BH21
+SM_RCOMP_VOH
BF28
+SM_RCOMP_VOL
BH28
+SM_VREF
AV42
SM_PWROK
AR36
SM_REXT
BF17
BC36
CLK_DREF_96M
B38
CLK_DREF_96M#
A38
CLK_DREF_SSC
E41
CLK_DREF_SSC#
F41
F43
E43
AE41
AE37
AE47
AH39
AE40
AE38
AE48
AH40
AE35
AE43
AE46
AH42
AD35
AE44
AF46
AH43
B33
B32
G33
F33
E33
C34
AH37
AH36
ICH_PWROK
AN36
AJ35
+CL_VREF
AH34
+CL_VREF=0.355V
DP_CLK
N28
DP_DATA
M28
SDVO_SCLK
G36
SDVO_SDATA
E36
K36
H36
MCH_TSATN#
B12
B28
B30
AZ_SDIN2_MCH_R
B29
C29
A28
Compal Secret Data
Compal Secret Data
Compal Secret Data
DDRA_CLK0 14
DDRA_CLK1 14
DDRB_CLK0 15
DDRB_CLK1 15
DDRA_CLK0# 14
DDRA_CLK1# 14
DDRB_CLK0# 15
DDRB_CLK1# 15
DDRA_CKE0 14
DDRA_CKE1 14
DDRB_CKE0 15
DDRB_CKE1 15
DDRA_SCS0# 14
DDRA_SCS1# 14
DDRB_SCS0# 15
DDRB_SCS1# 15
DDRA_ODT0 14
DDRA_ODT1 14
DDRB_ODT0 15
DDRB_ODT1 15
R29 80.6_0402_1%R29 80.6_0402_1%
1 2
R30 80.6_0402_1%R30 80.6_0402_1%
1 2
R32 0_0402_5%R32 0_0402_5%
1 2
R33 499_0402_1%R33 499_0402_1%
1 2
CLK_DREF_96M 16
CLK_DREF_96M# 16
CLK_DREF_SSC 16
CLK_DREF_SSC# 16
CLK_MCH_3GPLL 16
CLK_MCH_3GPLL# 16
DMI_ITX_MRX_N0 21
DMI_ITX_MRX_N1 21
DMI_ITX_MRX_N2 21
DMI_ITX_MRX_N3 21
DMI_ITX_MRX_P0 21
DMI_ITX_MRX_P1 21
DMI_ITX_MRX_P2 21
DMI_ITX_MRX_P3 21
DMI_MTX_IRX_N0 21
DMI_MTX_IRX_N1 21
DMI_MTX_IRX_N2 21
DMI_MTX_IRX_N3 21
DMI_MTX_IRX_P0 21
DMI_MTX_IRX_P1 21
DMI_MTX_IRX_P2 21
DMI_MTX_IRX_P3 21
CL_CLK0 23
CL_DATA0 23
CL_RST#0 23
DP_CLK 10
DP_DATA 10
SDVO_SCLK 20
SDVO_SDATA 20
CLKREQ_3GPLL# 16
MCH_ICH_SYNC# 23
AZ_BITCLK_MCH 22
AZ_RST_MCH# 22
AZ_SDOUT_MCH 22
AZ_SYNC_MCH 22
Deciphered Date
Deciphered Date
Deciphered Date
2
SM_DRAMRST# would be
needed for DDR3 only
For Cantiga 80 Ohm
+1.8V
20mil
1
C58
C58
0.1U_0402_16V4Z
0.1U_0402_16V4Z
2
@
@
Lane reversal
SDVO_CTRLDATA
(Internal pull-down)
DDPC_CTRLDATA
(Internal pull-down)
Width:Spacing
12mil:12mil
1
C59
C59
0.1U_0402_16V4Z
0.1U_0402_16V4Z
2
2
1 2
R63 33_0402_5%
R63 33_0402_5%
IHDMI@
IHDMI@
1
+SM_RCOMP_VOH
1
0.01U_0402_25V7K
0.01U_0402_25V7K
+SM_RCOMP_VOL
0.01U_0402_25V7K
0.01U_0402_25V7K
+1.8V
R31
R31
1K_0402_1%
1K_0402_1%
1 2
R34
R34
1K_0402_1%
1K_0402_1%
1 2
CLK_DREF_96M
CLK_DREF_96M#
CLK_DREF_SSC
CLK_DREF_SSC#
Please place these resistors close to related balls
+1.05VS
12
R41
R41
54.9_0402_1%
54.9_0402_1%
MCH_TSATN#
1
C54
C54
2
1
C56
C56
2
PM@
PM@
1 2
R575 0_0402_5%
R575 0_0402_5%
PM@
PM@
1 2
R576 0_0402_5%
R576 0_0402_5%
PM@
PM@
1 2
R577 0_0402_5%
R577 0_0402_5%
PM@
PM@
1 2
R578 0_0402_5%
R578 0_0402_5%
12
R38
R38
1K_0402_5%
1K_0402_5%
B
B
2
E
E
3 1
C
C
Q7
Q7
MMBT3904_SOT23-3
MMBT3904_SOT23-3
2
1
2
+3VS
Strap Pin Table
0 = SDVO interface disabled
1 = SDVO interface enabled
0 = Digital display (iHDMI/DP) interface disabled
1 = Digital display (iHDMI/DP) interface enabled
+1.05VS
R57
R57
1K_0402_1%
1K_0402_1%
CL_VREF
1 2
should be
0.35 V
R60
R60
499_0402_1%
499_0402_1%
1 2
SDVO_SCLK
R61
SDVO_SDATA
R62
the strap pin will impact no IHDMI SKU if mount R62
AZ_SDIN2_MCH 22
RA35
IHDMI@ RA35
IHDMI@
AZ_BITCLK_MCH
1 2
0_0402_5%
0_0402_5%
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
(Default)
*
R61
PM@
R61
PM@
0_0402_5%
0_0402_5%
R62
PM@
R62
PM@
0_0402_5%
0_0402_5%
2.2K_0402_5%
2.2K_0402_5%
12
GM@R61
GM@
2.2K_0402_5%
2.2K_0402_5%
12
IHDMI@R62
IHDMI@
C66
IHDMI@C66
IHDMI@
12
33P_0402_50V8K
33P_0402_50V8K
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
401662
401662
401662
1
1K_0402_1%
1K_0402_1%
2.2U_0603_6.3V6K
2.2U_0603_6.3V6K
C55
C55
3.01K_0402_1%
3.01K_0402_1%
2.2U_0603_6.3V6K
2.2U_0603_6.3V6K
C57
C57
1K_0402_1%
1K_0402_1%
12
R42
R42
1K_0402_5%
1K_0402_5%
(Default)
*
GM@
GM@
1 2
R579 0_0402_5%
R579 0_0402_5%
PM@
PM@
1 2
R580 0_0402_5%
R580 0_0402_5%
948Thursday, May 21, 2009
948Thursday, May 21, 2009
948Thursday, May 21, 2009
+1.8V
12
R26
R26
12
R27
R27
12
R28
R28
MCH_TSATN_EC# 33
+3VS
of
of
of
D
D
D
5
D D
DDR_A_D[0..63]14 DDR_B_D[0..63]15
C C
B B
DDR_A_D0
DDR_A_D1
DDR_A_D2
DDR_A_D3
DDR_A_D4
DDR_A_D5
DDR_A_D6
DDR_A_D7
DDR_A_D8
DDR_A_D9
DDR_A_D10
DDR_A_D11
DDR_A_D12
DDR_A_D13
DDR_A_D14
DDR_A_D15
DDR_A_D16
DDR_A_D17
DDR_A_D18
DDR_A_D19
DDR_A_D20
DDR_A_D21
DDR_A_D22
DDR_A_D23
DDR_A_D24
DDR_A_D25
DDR_A_D26
DDR_A_D27
DDR_A_D28
DDR_A_D29
DDR_A_D30
DDR_A_D31
DDR_A_D32
DDR_A_D33
DDR_A_D34
DDR_A_D35
DDR_A_D36
DDR_A_D37
DDR_A_D38
DDR_A_D39
DDR_A_D40
DDR_A_D41
DDR_A_D42
DDR_A_D43
DDR_A_D44
DDR_A_D45
DDR_A_D46
DDR_A_D47
DDR_A_D48
DDR_A_D49
DDR_A_D50
DDR_A_D51
DDR_A_D52
DDR_A_D53
DDR_A_D54
DDR_A_D55
DDR_A_D56
DDR_A_D57
DDR_A_D58
DDR_A_D59
DDR_A_D60
DDR_A_D61
DDR_A_D62
DDR_A_D63
U3D
U3D
AJ38
SA_DQ_0
AJ41
SA_DQ_1
AN38
SA_DQ_2
AM38
SA_DQ_3
AJ36
SA_DQ_4
AJ40
SA_DQ_5
AM44
SA_DQ_6
AM42
SA_DQ_7
AN43
SA_DQ_8
AN44
SA_DQ_9
AU40
SA_DQ_10
AT38
SA_DQ_11
AN41
SA_DQ_12
AN39
SA_DQ_13
AU44
SA_DQ_14
AU42
SA_DQ_15
AV39
SA_DQ_16
AY44
SA_DQ_17
BA40
SA_DQ_18
BD43
SA_DQ_19
AV41
SA_DQ_20
AY43
SA_DQ_21
BB41
SA_DQ_22
BC40
SA_DQ_23
AY37
SA_DQ_24
BD38
SA_DQ_25
AV37
SA_DQ_26
AT36
SA_DQ_27
AY38
SA_DQ_28
BB38
SA_DQ_29
AV36
SA_DQ_30
AW36
SA_DQ_31
BD13
SA_DQ_32
AU11
SA_DQ_33
BC11
SA_DQ_34
BA12
SA_DQ_35
AU13
SA_DQ_36
AV13
SA_DQ_37
BD12
SA_DQ_38
BC12
SA_DQ_39
BB9
SA_DQ_40
BA9
SA_DQ_41
AU10
SA_DQ_42
AV9
SA_DQ_43
BA11
SA_DQ_44
BD9
SA_DQ_45
AY8
SA_DQ_46
BA6
SA_DQ_47
AV5
SA_DQ_48
AV7
SA_DQ_49
AT9
SA_DQ_50
AN8
SA_DQ_51
AU5
SA_DQ_52
AU6
SA_DQ_53
AT5
SA_DQ_54
AN10
SA_DQ_55
AM11
SA_DQ_56
AM5
SA_DQ_57
AJ9
SA_DQ_58
AJ8
SA_DQ_59
AN12
SA_DQ_60
AM13
SA_DQ_61
AJ11
SA_DQ_62
AJ12
SA_DQ_63
CANTIGA ES_FCBGA1329
CANTIGA ES_FCBGA1329
G7R3@
G7R3@
DDR SYSTEM MEMORY A
DDR SYSTEM MEMORY A
4
SA_BS_0
SA_BS_1
SA_BS_2
SA_RAS#
SA_CAS#
SA_WE#
SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7
SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7
SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14
BD21
BG18
AT25
BB20
BD20
AY20
AM37
AT41
AY41
AU39
BB12
AY6
AT7
AJ5
AJ44
AT44
BA43
BC37
AW12
BC8
AU8
AM7
AJ43
AT43
BA44
BD37
AY12
BD8
AU9
AM8
BA21
BC24
BG24
BH24
BG25
BA24
BD24
BG27
BF25
AW24
BC21
BG26
BH26
BH17
AY25
DDR_A_DM0
DDR_A_DM1
DDR_A_DM2
DDR_A_DM3
DDR_A_DM4
DDR_A_DM5
DDR_A_DM6
DDR_A_DM7
DDR_A_DQS0
DDR_A_DQS1
DDR_A_DQS2
DDR_A_DQS3
DDR_A_DQS4
DDR_A_DQS5
DDR_A_DQS6
DDR_A_DQS7
DDR_A_DQS#0
DDR_A_DQS#1
DDR_A_DQS#2
DDR_A_DQS#3
DDR_A_DQS#4
DDR_A_DQS#5
DDR_A_DQS#6
DDR_A_DQS#7
DDR_A_MA0
DDR_A_MA1
DDR_A_MA2
DDR_A_MA3
DDR_A_MA4
DDR_A_MA5
DDR_A_MA6
DDR_A_MA7
DDR_A_MA8
DDR_A_MA9
DDR_A_MA10
DDR_A_MA11
DDR_A_MA12
DDR_A_MA13
DDR_A_MA14
DDR_A_BS0 14
DDR_A_BS1 14
DDR_A_BS2 14
DDR_A_RAS# 14
DDR_A_CAS# 14
DDR_A_WE# 14
DDR_A_DM[0..7] 14
DDR_A_DQS[0..7] 14
DDR_A_DQS#[0..7] 14
DDR_A_MA[0..14] 14
3
U3E
DDR_B_D0
DDR_B_D1
DDR_B_D2
DDR_B_D3
DDR_B_D4
DDR_B_D5
DDR_B_D6
DDR_B_D7
DDR_B_D8
DDR_B_D9
DDR_B_D10
DDR_B_D11
DDR_B_D12
DDR_B_D13
DDR_B_D14
DDR_B_D15
DDR_B_D16
DDR_B_D17
DDR_B_D18
DDR_B_D19
DDR_B_D20
DDR_B_D21
DDR_B_D22
DDR_B_D23
DDR_B_D24
DDR_B_D25
DDR_B_D26
DDR_B_D27
DDR_B_D28
DDR_B_D29
DDR_B_D30
DDR_B_D31
DDR_B_D32
DDR_B_D33
DDR_B_D34
DDR_B_D35
DDR_B_D36
DDR_B_D37
DDR_B_D38
DDR_B_D39
DDR_B_D40
DDR_B_D41
DDR_B_D42
DDR_B_D43
DDR_B_D44
DDR_B_D45
DDR_B_D46
DDR_B_D47
DDR_B_D48
DDR_B_D49
DDR_B_D50
DDR_B_D51
DDR_B_D52
DDR_B_D53
DDR_B_D54
DDR_B_D55
DDR_B_D56
DDR_B_D57
DDR_B_D58
DDR_B_D59
DDR_B_D60
DDR_B_D61
DDR_B_D62
DDR_B_D63
U3E
AK47
AH46
AP47
AP46
AJ46
AJ48
AM48
AP48
AU47
AU46
BA48
AY48
AT47
AR47
BA47
BC47
BC46
BC44
BG43
BF43
BE45
BC41
BF40
BF41
BG38
BF38
BH35
BG35
BH40
BG39
BG34
BH34
BH14
BG12
BH11
BG8
BH12
BF11
BF8
BG7
BC5
BC6
AY3
AY1
BF6
BF5
BA1
BD3
AV2
AU3
AR3
AN2
AY2
AV1
AP3
AR1
AL1
AL2
AJ1
AH1
AM2
AM3
AH3
AJ3
CANTIGA ES_FCBGA1329
CANTIGA ES_FCBGA1329
G7R3@
G7R3@
SB_DQ_0
SB_DQ_1
SB_DQ_2
SB_DQ_3
SB_DQ_4
SB_DQ_5
SB_DQ_6
SB_DQ_7
SB_DQ_8
SB_DQ_9
SB_DQ_10
SB_DQ_11
SB_DQ_12
SB_DQ_13
SB_DQ_14
SB_DQ_15
SB_DQ_16
SB_DQ_17
SB_DQ_18
SB_DQ_19
SB_DQ_20
SB_DQ_21
SB_DQ_22
SB_DQ_23
SB_DQ_24
SB_DQ_25
SB_DQ_26
SB_DQ_27
SB_DQ_28
SB_DQ_29
SB_DQ_30
SB_DQ_31
SB_DQ_32
SB_DQ_33
SB_DQ_34
SB_DQ_35
SB_DQ_36
SB_DQ_37
SB_DQ_38
SB_DQ_39
SB_DQ_40
SB_DQ_41
SB_DQ_42
SB_DQ_43
SB_DQ_44
SB_DQ_45
SB_DQ_46
SB_DQ_47
SB_DQ_48
SB_DQ_49
SB_DQ_50
SB_DQ_51
SB_DQ_52
SB_DQ_53
SB_DQ_54
SB_DQ_55
SB_DQ_56
SB_DQ_57
SB_DQ_58
SB_DQ_59
SB_DQ_60
SB_DQ_61
SB_DQ_62
SB_DQ_63
2
BC16
SB_BS_0
BB17
SB_BS_1
BB33
SB_BS_2
AU17
SB_RAS#
BG16
SB_CAS#
BF14
SB_WE#
DDR_B_DM0
AM47
SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7
SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7
SB_MA_0
SB_MA_1
SB_MA_2
DDR SYSTEM MEMORY B
DDR SYSTEM MEMORY B
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14
AY47
BD40
BF35
BG11
BA3
AP1
AK2
AL47
AV48
BG41
BG37
BH9
BB2
AU1
AN6
AL46
AV47
BH41
BH37
BG9
BC2
AT2
AN5
AV17
BA25
BC25
AU25
AW25
BB28
AU28
AW28
AT33
BD33
BB16
AW33
AY33
BH15
AU33
DDR_B_DM1
DDR_B_DM2
DDR_B_DM3
DDR_B_DM4
DDR_B_DM5
DDR_B_DM6
DDR_B_DM7
DDR_B_DQS0
DDR_B_DQS1
DDR_B_DQS2
DDR_B_DQS3
DDR_B_DQS4
DDR_B_DQS5
DDR_B_DQS6
DDR_B_DQS7
DDR_B_DQS#0
DDR_B_DQS#1
DDR_B_DQS#2
DDR_B_DQS#3
DDR_B_DQS#4
DDR_B_DQS#5
DDR_B_DQS#6
DDR_B_DQS#7
DDR_B_MA0
DDR_B_MA1
DDR_B_MA2
DDR_B_MA3
DDR_B_MA4
DDR_B_MA5
DDR_B_MA6
DDR_B_MA7
DDR_B_MA8
DDR_B_MA9
DDR_B_MA10
DDR_B_MA11
DDR_B_MA12
DDR_B_MA13
DDR_B_MA14
1
DDR_B_BS0 15
DDR_B_BS1 15
DDR_B_BS2 15
DDR_B_RAS# 15
DDR_B_CAS# 15
DDR_B_WE# 15
DDR_B_DM[0..7] 15
DDR_B_DQS[0..7] 15
DDR_B_DQS#[0..7] 15
DDR_B_MA[0..14] 15
A A
Security Classification
Security Classification
Security Classification
2008/10/06 2009/10/06
2008/10/06 2009/10/06
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2008/10/06 2009/10/06
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
Compal Electronics, Inc.
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
401662
401662
401662
10 48Thursday, May 21, 2009
10 48Thursday, May 21, 2009
10 48Thursday, May 21, 2009
1
D
D
D
of
of
of
5
+3VS
GM@
1 2
R499 0_0402_5%GM@R499 0_0402_5%GM@
1 2
R500 0_0402_5%PM@R500 0_0402_5%PM@
D D
GM@
1 2
R64 10K_0402_5%
R64 10K_0402_5%
GM@
GM@
1 2
R66 10K_0402_5%
R66 10K_0402_5%
GM@
GM@
1 2
R67 2.2K_0402_5%
R67 2.2K_0402_5%
GM@
GM@
1 2
R68 2.2K_0402_5%
R68 2.2K_0402_5%
LCTLA_CLK
LCTLB_DATA
UMA_LCD_EDID_CLK
UMA_LCD_EDID_DATA
UMA_ENBKL33
UMA_LCD_EDID_CLK18
UMA_LCD_EDID_DATA18
UMA_ENVDD18
L_DDC_DATA
(Default)0 = LFP Disable
1 = LFP Card Present; PCIE disable
R64
R64
0_0402_5%
0_0402_5%
R66
R66
0_0402_5%
0_0402_5%
R67
R67
0_0402_5%
0_0402_5%
R68
R68
0_0402_5%
0_0402_5%
C C
R70
PM@
R70
PM@
0_0402_5%
0_0402_5%
R71
PM@
R71
PM@
0_0402_5%
0_0402_5%
R72
PM@
R72
PM@
0_0402_5%
0_0402_5%
R73
PM@
R73
PM@
0_0402_5%
0_0402_5%
R74
PM@
R74
PM@
0_0402_5%
0_0402_5%
R75
PM@
R75
PM@
0_0402_5%
0_0402_5%
+3VS
R78
PM@
R78
B B
0_0402_5%
0_0402_5%
PM@
R503 0_0402_5%PM@R503 0_0402_5%PM@
R504 0_0402_5%PM@R504 0_0402_5%PM@
DP/DVI Switch Circuit (1)
DP_AUX17,19
DP_AUX_EN#19
A A
DP_AUX
DP_AUX#
DP_DDC_EN#
5
*
PM@
PM@
PM@
PM@
PM@
PM@
PM@
PM@
TV_COMPS
GM@
GM@
1 2
R70 75_0402_1%
R70 75_0402_1%
1 2
R71 75_0402_1%
R71 75_0402_1%
1 2
R72 75_0402_1%
R72 75_0402_1%
GM@
GM@
1 2
R73 75_0402_1%
R73 75_0402_1%
GM@
GM@
1 2
R74 75_0402_1%
R74 75_0402_1%
GM@
GM@
1 2
R75 75_0402_1%
R75 75_0402_1%
1 2
R76 4.7K_0402_5%GM@R76 4.7K_0402_5%GM@
1 2
R77 4.7K_0402_5%GM@R77 4.7K_0402_5%GM@
1 2
1 2
SN74CBTD3306CPWR_TSSOP8
SN74CBTD3306CPWR_TSSOP8
SN74CBTD3306CPWR_TSSOP8
SN74CBTD3306CPWR_TSSOP8
GM@
GM@
GM@
GM@
2
5
1
7
2
5
1
7
U13
U14
1A
2A
1OE#
2OE#
1A
2A
1OE#
2OE#
TV_LUMA
TV_CRMA
UMA_CRT_CLK
UMA_CRT_DATA
UMA_CRT_HSYNC
UMA_CRT_VSYNC
IDP@U13
IDP@
IDP@U14
IDP@
UMA_CRT_B
UMA_CRT_G
UMA_CRT_R
8
VCC
3
1B
6
2B
4
GND
8
VCC
3
1B
6
2B
4
GND
UMA_LCD_TXCLK-18
UMA_LCD_TXCLK+18
UMA_LCD_TZCLK-18
UMA_LCD_TZCLK+18
UMA_LCD_TXOUT0-18
UMA_LCD_TXOUT1-18
UMA_LCD_TXOUT2-18
UMA_LCD_TXOUT0+18
UMA_LCD_TXOUT1+18
UMA_LCD_TXOUT2+18
UMA_LCD_TZOUT0-18
UMA_LCD_TZOUT1-18
UMA_LCD_TZOUT2-18
UMA_LCD_TZOUT0+18
UMA_LCD_TZOUT1+18
UMA_LCD_TZOUT2+18
UMA_CRT_B18
UMA_CRT_G18
UMA_CRT_R18
UMA_CRT_CLK18
UMA_CRT_DATA18
UMA_CRT_HSYNC18
UMA_CRT_VSYNC18
PCIE_GTX_MRX_P6
PCIE_GTX_MRX_N6
PCIE_GTX_MRX_P6
+5VS
PCIE_GTX_MRX_P6 PCIE_GTX_C_MRX_P6
PCIE_GTX_MRX_N6
+5VS
DP_CLK
DP_DATA
DP_CLK
DP_DATA
4
R69
GM@R69
GM@
1 2
2.37K_0402_1%
2.37K_0402_1%
R501 0_0402_5%GM@R501 0_0402_5%GM@
1 2
R502 0_0402_5%GM@R502 0_0402_5%GM@
1 2
R78 1.02K_0402_1%GM@R78 1.02K_0402_1%GM@
1 2
R135 100K_0402_1%
R135 100K_0402_1%
1 2
R188 100K_0402_1%
R188 100K_0402_1%
1 2
R218 100K_0402_1%
R218 100K_0402_1%
C644
IDP@C644
IDP@
0.1U_0402_16V7K
0.1U_0402_16V7K
1 2
1 2
0.1U_0402_16V7K
0.1U_0402_16V7K
C649
IDP@C649
IDP@
R204 2.2K_0402_5%
R204 2.2K_0402_5%
IDP@
IDP@
1 2
IDP@
IDP@
1 2
R217 2.2K_0402_5%
R217 2.2K_0402_5%
DP_CLK 8
DP_DATA 8
4
LCTLA_CLK
LCTLB_DATA
UMA_LCD_EDID_CLK
UMA_LCD_EDID_DATA
UMA_ENVDD
LVDS_IBG
Spacing=20mil
TV_COMPS
TV_LUMA
TV_CRMA
UMA_CRT_B
UMA_CRT_G
UMA_CRT_R
UMA_CRT_CLK
UMA_CRT_DATA
UMA_CRT_HSYNC
UMA_CRT_IREF
12
UMA_CRT_VSYNC
+3VS
@
@
IDP@
IDP@
IDP@
IDP@
PCIE_GTX_C_MRX_N6
+3VS
3
U3C
U3C
L32
L_BKLT_CTRL
G32
L_BKLT_EN
M32
L_CTRL_CLK
M33
L_CTRL_DATA
K33
L_DDC_CLK
J33
L_DDC_DATA
M29
L_VDD_EN
C44
LVDS_IBG
B43
LVDS_VBG
E37
LVDS_VREFH
E38
LVDS_VREFL
C41
LVDSA_CLK#
C40
LVDSA_CLK
B37
LVDSB_CLK#
A37
LVDSB_CLK
H47
LVDSA_DATA#_0
E46
LVDSA_DATA#_1
G40
LVDSA_DATA#_2
A40
LVDSA_DATA#_3
H48
LVDSA_DATA_0
D45
LVDSA_DATA_1
F40
LVDSA_DATA_2
B40
LVDSA_DATA_3
A41
LVDSB_DATA#_0
H38
LVDSB_DATA#_1
G37
LVDSB_DATA#_2
J37
LVDSB_DATA#_3
B42
LVDSB_DATA_0
G38
LVDSB_DATA_1
F37
LVDSB_DATA_2
K37
LVDSB_DATA_3
F25
TVA_DAC
H25
TVB_DAC
K25
TVC_DAC
H24
TV_RTN
C31
TV_DCONSEL_0
E32
TV_DCONSEL_1
E28
CRT_BLUE
G28
CRT_GREEN
J28
CRT_RED
G29
CRT_IRTN
H32
CRT_DDC_CLK
J32
CRT_DDC_DATA
J29
CRT_HSYNC
E29
CRT_TVO_IREF
L29
CRT_VSYNC
DP_AUX_EN#
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2
G
G
LVDS TV VGA
LVDS TV VGA
+5VS
PEG_COMPI
PEG_COMPO
PEG_RX#_0
PEG_RX#_1
PEG_RX#_2
PEG_RX#_3
PEG_RX#_4
PEG_RX#_5
PEG_RX#_6
PEG_RX#_7
PEG_RX#_8
PEG_RX#_9
PEG_RX#_10
PEG_RX#_11
PEG_RX#_12
PEG_RX#_13
PEG_RX#_14
PEG_RX#_15
PEG_RX_0
PEG_RX_1
PEG_RX_2
PEG_RX_3
PEG_RX_4
PEG_RX_5
PEG_RX_6
PEG_RX_7
PEG_RX_8
PEG_RX_9
PEG_RX_10
PEG_RX_11
PEG_RX_12
PEG_RX_13
PEG_RX_14
PEG_RX_15
PEG_TX#_0
PEG_TX#_1
PEG_TX#_2
PEG_TX#_3
PEG_TX#_4
PEG_TX#_5
PEG_TX#_6
PEG_TX#_7
PEG_TX#_8
PCI-EXPRESS GRAPHICS
PCI-EXPRESS GRAPHICS
PEG_TX#_9
PEG_TX#_10
PEG_TX#_11
PEG_TX#_12
PEG_TX#_13
PEG_TX#_14
PEG_TX#_15
PEG_TX_0
PEG_TX_1
PEG_TX_2
PEG_TX_3
PEG_TX_4
PEG_TX_5
PEG_TX_6
PEG_TX_7
PEG_TX_8
PEG_TX_9
PEG_TX_10
PEG_TX_11
PEG_TX_12
PEG_TX_13
PEG_TX_14
PEG_TX_15
CANTIGA ES_FCBGA1329
CANTIGA ES_FCBGA1329
G7R3@
G7R3@
R97
R97
4.7K_0402_5%
4.7K_0402_5%
IDP@
IDP@
1 2
DP_DDC_EN#
13
D
D
Q27
Q27
2N7002_SOT23-3
2N7002_SOT23-3
IDP@
IDP@
S
S
2008/10/06 2009/10/06
2008/10/06 2009/10/06
2008/10/06 2009/10/06
3
within 500 mils
PEG_COMP
T37
T36
10mils
PCIE_GTX_C_MRX_N0
H44
PCIE_GTX_C_MRX_N1
J46
PCIE_GTX_C_MRX_N2
L44
PCIE_GTX_C_MRX_N3
L40
PCIE_GTX_C_MRX_N4
N41
PCIE_GTX_C_MRX_N5
P48
PCIE_GTX_C_MRX_N6
N44
PCIE_GTX_C_MRX_N7
T43
PCIE_GTX_C_MRX_N8
U43
PCIE_GTX_C_MRX_N9
Y43
PCIE_GTX_C_MRX_N10
Y48
PCIE_GTX_C_MRX_N11
Y36
PCIE_GTX_C_MRX_N12
AA43
PCIE_GTX_C_MRX_N13
AD37
PCIE_GTX_C_MRX_N14
AC47
PCIE_GTX_C_MRX_N15
AD39
PCIE_GTX_C_MRX_P0
H43
PCIE_GTX_C_MRX_P1
J44
PCIE_GTX_C_MRX_P2
L43
PCIE_GTX_C_MRX_P3
L41
PCIE_GTX_C_MRX_P4
N40
PCIE_GTX_C_MRX_P5
P47
PCIE_GTX_C_MRX_P6
N43
PCIE_GTX_C_MRX_P7
T42
PCIE_GTX_C_MRX_P8
U42
PCIE_GTX_C_MRX_P9
Y42
PCIE_GTX_C_MRX_P10
W47
PCIE_GTX_C_MRX_P11
Y37
PCIE_GTX_C_MRX_P12
AA42
PCIE_GTX_C_MRX_P13
AD36
PCIE_GTX_C_MRX_P14
AC48
PCIE_GTX_C_MRX_P15
AD40
PCIE_MTX_GRX_N0
J41
PCIE_MTX_GRX_N1
M46
PCIE_MTX_GRX_N2
M47
PCIE_MTX_GRX_N3
M40
PCIE_MTX_GRX_N4
M42
PCIE_MTX_GRX_N5
R48
PCIE_MTX_GRX_N6
N38
PCIE_MTX_GRX_N7
T40
PCIE_MTX_GRX_N8
U37
PCIE_MTX_GRX_N9
U40
PCIE_MTX_GRX_N10
Y40
PCIE_MTX_GRX_N11
AA46
PCIE_MTX_GRX_N12
AA37
PCIE_MTX_GRX_N13
AA40
PCIE_MTX_GRX_N14
AD43
PCIE_MTX_GRX_N15
AC46
PCIE_MTX_GRX_P0
J42
PCIE_MTX_GRX_P1
L46
PCIE_MTX_GRX_P2
M48
PCIE_MTX_GRX_P3
M39
PCIE_MTX_GRX_P4
M43
PCIE_MTX_GRX_P5
R47
PCIE_MTX_GRX_P6
N37
PCIE_MTX_GRX_P7
T39
PCIE_MTX_GRX_P8
U36
PCIE_MTX_GRX_P9
U39
PCIE_MTX_GRX_P10
Y39
PCIE_MTX_GRX_P11
Y46
PCIE_MTX_GRX_P12
AA36
PCIE_MTX_GRX_P13
AA39
PCIE_MTX_GRX_P14
AD42
PCIE_MTX_GRX_P15
AD46
Compal Secret Data
Compal Secret Data
Compal Secret Data
1 2
R65 49.9_0402_1%R65 49.9_0402_1%
C612 0.1U_0402_16V7KPM@C612 0.1U_0402_16V7KPM@
1 2
C614 0.1U_0402_16V7KPM@C614 0.1U_0402_16V7KPM@
1 2
C616 0.1U_0402_16V7KPM@C616 0.1U_0402_16V7KPM@
1 2
C618 0.1U_0402_16V7KPM@C618 0.1U_0402_16V7KPM@
1 2
C620 0.1U_0402_16V7KPM@C620 0.1U_0402_16V7KPM@
1 2
C622 0.1U_0402_16V7KPM@C622 0.1U_0402_16V7KPM@
1 2
C624 0.1U_0402_16V7KPM@C624 0.1U_0402_16V7KPM@
1 2
C626 0.1U_0402_16V7KPM@C626 0.1U_0402_16V7KPM@
1 2
C628 0.1U_0402_16V7KPM@C628 0.1U_0402_16V7KPM@
1 2
C630 0.1U_0402_16V7KPM@C630 0.1U_0402_16V7KPM@
1 2
C632 0.1U_0402_16V7KPM@C632 0.1U_0402_16V7KPM@
1 2
C634 0.1U_0402_16V7KPM@C634 0.1U_0402_16V7KPM@
1 2
C636 0.1U_0402_16V7KPM@C636 0.1U_0402_16V7KPM@
1 2
C638 0.1U_0402_16V7KPM@C638 0.1U_0402_16V7KPM@
1 2
C640 0.1U_0402_16V7KPM@C640 0.1U_0402_16V7KPM@
1 2
C642 0.1U_0402_16V7KPM@C642 0.1U_0402_16V7KPM@
1 2
Deciphered Date
Deciphered Date
Deciphered Date
+1.05VS
C612
C612
0_0402_5%
0_0402_5%
C614
C614
0_0402_5%
0_0402_5%
C628
C628
0_0402_5%
0_0402_5%
C630
C630
0_0402_5%
0_0402_5%
2
PCIE_GTX_C_MRX_N[0..15]
PCIE_GTX_C_MRX_P[0..15]
PCIE_MTX_C_GRX_N[0..15]
PCIE_MTX_C_GRX_P[0..15]
C611
IHDMI@
IHDMI@
IHDMI@
IHDMI@
IHDMI@
IHDMI@
IHDMI@
IHDMI@
2
C611
0_0402_5%
0_0402_5%
C613
C613
0_0402_5%
0_0402_5%
C627
C627
0_0402_5%
0_0402_5%
C629
C629
0_0402_5%
0_0402_5%
C611 0.1U_0402_16V7KPM@C611 0.1U_0402_16V7KPM@
1 2
C613 0.1U_0402_16V7KPM@C613 0.1U_0402_16V7KPM@
1 2
C615 0.1U_0402_16V7KPM@C615 0.1U_0402_16V7KPM@
1 2
C617 0.1U_0402_16V7KPM@C617 0.1U_0402_16V7KPM@
1 2
C619 0.1U_0402_16V7KPM@C619 0.1U_0402_16V7KPM@
1 2
C621 0.1U_0402_16V7KPM@C621 0.1U_0402_16V7KPM@
1 2
C623 0.1U_0402_16V7KPM@C623 0.1U_0402_16V7KPM@
1 2
C625 0.1U_0402_16V7KPM@C625 0.1U_0402_16V7KPM@
1 2
C627 0.1U_0402_16V7KPM@C627 0.1U_0402_16V7KPM@
1 2
C629 0.1U_0402_16V7KPM@C629 0.1U_0402_16V7KPM@
1 2
C631 0.1U_0402_16V7KPM@C631 0.1U_0402_16V7KPM@
1 2
C633 0.1U_0402_16V7KPM@C633 0.1U_0402_16V7KPM@
1 2
C635 0.1U_0402_16V7KPM@C635 0.1U_0402_16V7KPM@
1 2
C637 0.1U_0402_16V7KPM@C637 0.1U_0402_16V7KPM@
1 2
C639 0.1U_0402_16V7KPM@C639 0.1U_0402_16V7KPM@
1 2
C641 0.1U_0402_16V7KPM@C641 0.1U_0402_16V7KPM@
1 2
PCIE_GTX_C_MRX_P3
PCIE_GTX_C_MRX_P7
PCIE_MTX_GRX_N4
PCIE_MTX_GRX_N5
PCIE_MTX_GRX_N6
PCIE_MTX_GRX_N7
PCIE_MTX_GRX_P4
PCIE_MTX_GRX_P5
PCIE_MTX_GRX_P6
PCIE_MTX_GRX_P7
1
PCIE_GTX_C_MRX_N[0..15] 17
PCIE_GTX_C_MRX_P[0..15] 17
PCIE_MTX_C_GRX_N[0..15] 17,20
PCIE_MTX_C_GRX_P[0..15] 17,20
IHDMI@
IHDMI@
IHDMI@
IHDMI@
IHDMI@
IHDMI@
IHDMI@
IHDMI@
PCIE_MTX_C_GRX_N0
PCIE_MTX_C_GRX_N1
PCIE_MTX_C_GRX_N2
PCIE_MTX_C_GRX_N3
PCIE_MTX_C_GRX_N4
PCIE_MTX_C_GRX_N5
PCIE_MTX_C_GRX_N6
PCIE_MTX_C_GRX_N7
PCIE_MTX_C_GRX_N8
PCIE_MTX_C_GRX_N9
PCIE_MTX_C_GRX_N10
PCIE_MTX_C_GRX_N11
PCIE_MTX_C_GRX_N12
PCIE_MTX_C_GRX_N13
PCIE_MTX_C_GRX_N14
PCIE_MTX_C_GRX_N15
PCIE_MTX_C_GRX_P0
PCIE_MTX_C_GRX_P1
PCIE_MTX_C_GRX_P2
PCIE_MTX_C_GRX_P3
PCIE_MTX_C_GRX_P4
PCIE_MTX_C_GRX_P5
PCIE_MTX_C_GRX_P6
PCIE_MTX_C_GRX_P7
PCIE_MTX_C_GRX_P8
PCIE_MTX_C_GRX_P9
PCIE_MTX_C_GRX_P10
PCIE_MTX_C_GRX_P11
PCIE_MTX_C_GRX_P12
PCIE_MTX_C_GRX_P13
PCIE_MTX_C_GRX_P14
PCIE_MTX_C_GRX_P15
1 2
R505 0_0402_5%IHDMI@R505 0_0402_5%IHDMI@
R797 0_0402_5%IDP@R797 0_0402_5%IDP@
1 2
R139 0_0402_5%IDP@R139 0_0402_5%IDP@
1 2
R158 0_0402_5%IDP@R158 0_0402_5%IDP@
1 2
R181 0_0402_5%IDP@R181 0_0402_5%IDP@
1 2
R182 0_0402_5%IDP@R182 0_0402_5%IDP@
1 2
R184 0_0402_5%IDP@R184 0_0402_5%IDP@
1 2
R104 0_0402_5%IDP@R104 0_0402_5%IDP@
1 2
R140 0_0402_5%IDP@R140 0_0402_5%IDP@
1 2
R146 0_0402_5%IDP@R146 0_0402_5%IDP@
1 2
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet of
Compal Electronics, Inc.
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
401662
401662
401662
PCIE_GTX_C_MRX_HDMI_P3 20
DP_HPD 17,19DP_AUX#17,19
DP_L0-_NB 17
DP_L1-_NB 17
DP_L2-_NB 17
DP_L3-_NB 17
DP_L0+_NB 17
DP_L1+_NB 17
DP_L2+_NB 17
DP_L3+_NB 17
11 48Thursday, May 21, 2009
11 48Thursday, May 21, 2009
11 48Thursday, May 21, 2009
1
D
D
D
of
of
5
DDR2,667MHz,2600mA
+1.8V
DDR PWR
1
+
D D
C C
220U_D2_4VM_R15
220U_D2_4VM_R15
+
C68
C68
2
10U_0805_10V4Z
10U_0805_10V4Z
1
C69
C69
10U_0805_10V4Z
10U_0805_10V4Z
1
C70
C70
C71
2
C71
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
Could be NC for DDR2 Board.
DDR2,800MHz,3000mA
1
2
For layout placement un-mound C123 and mound C84
Int. Graphic
220U_D2_4VM_R15
220U_D2_4VM_R15
1
+
+
C84
C84
GM@
GM@
2
For layout issue to separate 220u*2 to +1.05VS
B B
A A
+NB_VCCAXG+1.05VS
0.1U_0402_16V4Z
1
C89
C89
GM@
GM@
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
10U_0805_10V4Z
10U_0805_10V4Z
1
C85
C85
C86
C86
GM@
GM@
GM@
GM@
2
10U_0805_10V4Z
10U_0805_10V4Z
1
C87
C87
GM@
GM@
2
1U_0402_6.3V4Z
1U_0402_6.3V4Z
0.47U_0603_10V7K
0.47U_0603_10V7K
1
C88
C88
GM@
GM@
2
Intel:AXG and AXG_NCTF -- 220U*2, ESR 15mOhm
C86
PM@ C86
PM@
0_0805_5%
0_0805_5%
+1.05VS +NB_VCCAXG
PJ27
PJ27
2
112
JUMP_43X39 @
JUMP_43X39 @
PJ28
PJ28
2
112
JUMP_43X39 @
JUMP_43X39 @
PJ29
PJ29
2
112
JUMP_43X39 @
JUMP_43X39 @
PJ30
PJ30
2
112
JUMP_43X39 @
JUMP_43X39 @
PJ31
PJ31
112
JUMP_43X39 @
JUMP_43X39 @
PJ32
PJ32
112
JUMP_43X39 @
JUMP_43X39 @
2
2
T3PAD T3PAD
T4PAD T4PAD
C90
C90
GM@
GM@
1
2
4
U3F
U3F
AP33
VCC_SM_1
AN33
VCC_SM_2
BH32
VCC_SM_3
BG32
VCC_SM_4
BF32
VCC_SM_5
BD32
VCC_SM_6
BC32
VCC_SM_7
BB32
VCC_SM_8
BA32
VCC_SM_9
AY32
VCC_SM_10
AW32
VCC_SM_11
AV32
VCC_SM_12
AU32
VCC_SM_13
AT32
VCC_SM_14
AR32
VCC_SM_15
AP32
VCC_SM_16
AN32
VCC_SM_17
BH31
VCC_SM_18
BG31
VCC_SM_19
BF31
VCC_SM_20
BG30
VCC_SM_21
BH29
VCC_SM_22
BG29
VCC_SM_23
BF29
VCC_SM_24
BD29
VCC_SM_25
BC29
VCC_SM_26
BB29
VCC_SM_27
BA29
VCC_SM_28
AY29
VCC_SM_29
AW29
VCC_SM_30
AV29
VCC_SM_31
AU29
VCC_SM_32
AT29
VCC_SM_33
AR29
VCC_SM_34
AP29
VCC_SM_35
BA36
VCC_SM_36/NC
BB24
VCC_SM_37/NC
BD16
VCC_SM_38/NC
BB21
VCC_SM_39/NC
AW16
VCC_SM_40/NC
AW13
VCC_SM_41/NC
AT13
VCC_SM_42/NC
8700mA
Y26
VCC_AXG_1
AE25
VCC_AXG_2
AB25
VCC_AXG_3
AA25
VCC_AXG_4
AE24
VCC_AXG_5
AC24
VCC_AXG_6
AA24
VCC_AXG_7
Y24
VCC_AXG_8
AE23
VCC_AXG_9
AC23
VCC_AXG_10
AB23
VCC_AXG_11
AA23
VCC_AXG_12
AJ21
VCC_AXG_13
AG21
VCC_AXG_14
AE21
VCC_AXG_15
AC21
VCC_AXG_16
AA21
VCC_AXG_17
Y21
VCC_AXG_18
AH20
VCC_AXG_19
AF20
VCC_AXG_20
AE20
VCC_AXG_21
AC20
VCC_AXG_22
AB20
VCC_AXG_23
AA20
VCC_AXG_24
T17
VCC_AXG_25
T16
VCC_AXG_26
AM15
VCC_AXG_27
AL15
VCC_AXG_28
AE15
VCC_AXG_29
AJ15
VCC_AXG_30
AH15
VCC_AXG_31
AG15
VCC_AXG_32
AF15
VCC_AXG_33
AB15
VCC_AXG_34
AA15
VCC_AXG_35
Y15
VCC_AXG_36
V15
VCC_AXG_37
U15
VCC_AXG_38
AN14
VCC_AXG_39
AM14
VCC_AXG_40
U14
VCC_AXG_41
T14
VCC_AXG_42
AJ14
VCC_AXG_SENSE
AH14
VSS_AXG_SENSE
CANTIGA ES_FCBGA1329
CANTIGA ES_FCBGA1329
G7R3@
G7R3@
VCC_AXG_NTCF_1
VCC_AXG_NCTF_2
VCC_AXG_NCTF_3
VCC_AXG_NCTF_4
VCC_AXG_NCTF_5
VCC_AXG_NCTF_6
VCC_AXG_NCTF_7
VCC_AXG_NCTF_8
VCC SM
VCC SM
VCC_AXG_NCTF_9
VCC_AXG_NCTF_10
VCC_AXG_NCTF_11
VCC_AXG_NCTF_12
VCC_AXG_NCTF_13
VCC_AXG_NCTF_14
VCC_AXG_NCTF_15
VCC_AXG_NCTF_16
VCC_AXG_NCTF_17
VCC_AXG_NCTF_18
VCC_AXG_NCTF_19
VCC_AXG_NCTF_20
VCC_AXG_NCTF_21
VCC_AXG_NCTF_22
VCC_AXG_NCTF_23
VCC_AXG_NCTF_24
VCC_AXG_NCTF_25
VCC_AXG_NCTF_26
VCC_AXG_NCTF_27
VCC_AXG_NCTF_28
VCC_AXG_NCTF_29
VCC_AXG_NCTF_30
VCC_AXG_NCTF_31
VCC_AXG_NCTF_32
VCC_AXG_NCTF_33
VCC_AXG_NCTF_34
VCC_AXG_NCTF_35
VCC_AXG_NCTF_36
VCC_AXG_NCTF_37
VCC_AXG_NCTF_38
VCC_AXG_NCTF_39
VCC_AXG_NCTF_40
VCC_AXG_NCTF_41
VCC_AXG_NCTF_42
VCC_AXG_NCTF_43
VCC GFX NCTF
VCC GFX NCTF
VCC_AXG_NCTF_44
VCC_AXG_NCTF_45
VCC_AXG_NCTF_46
VCC_AXG_NCTF_47
VCC_AXG_NCTF_48
VCC_AXG_NCTF_49
VCC_AXG_NCTF_50
VCC_AXG_NCTF_51
VCC_AXG_NCTF_52
POWER
POWER
VCC_AXG_NCTF_53
VCC_AXG_NCTF_54
VCC_AXG_NCTF_55
VCC_AXG_NCTF_56
VCC_AXG_NCTF_57
VCC_AXG_NCTF_58
VCC_AXG_NCTF_59
VCC_AXG_NCTF_60
VCC GFX
VCC GFX
VCC_SM_LF1
VCC_SM_LF2
VCC_SM_LF3
VCC_SM_LF4
VCC_SM_LF5
VCC_SM_LF6
VCC_SM_LF7
VCC SM LF
VCC SM LF
+NB_VCCAXG
W28
V28
W26
V26
W25
V25
W24
V24
W23
V23
AM21
AL21
AK21
W21
V21
U21
AM20
AK20
W20
U20
AM19
AL19
AK19
AJ19
AH19
AG19
AF19
AE19
AB19
AA19
Y19
W19
V19
U19
AM17
AK17
AH17
AG17
AF17
AE17
AC17
AB17
Y17
W17
V17
AM16
AL16
AK16
AJ16
AH16
AG16
AF16
AE16
AC16
AB16
AA16
Y16
W16
V16
U16
VCCSM_LF1
AV44
VCCSM_LF2
BA37
VCCSM_LF3
AM40
VCCSM_LF4
AV21
VCCSM_LF5
AY5
VCCSM_LF6
AM10
VCCSM_LF7
BB13
0.1U_0402_16V4Z
0.1U_0402_16V4Z
3
Int. Graphic
220U_D2_4VM_R15
220U_D2_4VM_R15
1
C91
C91
2
Extnal Graphic: 1210.34mA
integrated Graphic: 1930.4mA
Intel Management Engine Link:508.12mA
+1.05VS
NB Core,Intel Management Engine Link
220U_6.3V_M
220U_6.3V_M
1
1
+
+
+
+
C73
C73
C72
C72
2
Intel: VCC -- 220U*2, ESR 12mOhm
C93
C93
1
0.22U_0603_10V7K
0.22U_0603_10V7K
C92
C92
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C74
C74
2
10U_0805_10V4Z
10U_0805_10V4Z
1
0.47U_0603_10V7K
0.47U_0603_10V7K
C94
C94
2
0.22U_0603_10V7K
0.22U_0603_10V7K
0.22U_0402_10V4Z
0.22U_0402_10V4Z
1
1
C75
C75
2
2
C95
C95
1
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
C77
C77
C76
C76
2
0.22U_0402_10V4Z
0.22U_0402_10V4Z
C96
C96
1
1U_0402_6.3V4Z
1U_0402_6.3V4Z
2
1U_0402_6.3V4Z
1U_0402_6.3V4Z
2
U3G
U3G
AG34
VCC_1
AC34
VCC_2
1
2
C97
C97
AB34
VCC_3
AA34
VCC_4
Y34
VCC_5
V34
VCC_6
U34
VCC_7
AM33
VCC_8
AK33
VCC_9
AJ33
VCC_10
AG33
VCC_11
AF33
VCC_12
AE33
VCC_13
AC33
VCC_14
AA33
VCC_15
Y33
VCC_16
W33
VCC_17
V33
VCC_18
U33
VCC_19
AH28
VCC_20
AF28
VCC_21
AC28
VCC_22
AA28
VCC_23
AJ26
VCC_24
AG26
VCC_25
AE26
VCC_26
AC26
VCC_27
AH25
VCC_28
AG25
VCC_29
AF25
VCC_30
AG24
VCC_31
AJ23
VCC_32
AH23
VCC_33
AF23
VCC_34
T32
VCC_35
CANTIGA ES_FCBGA1329
CANTIGA ES_FCBGA1329
G7R3@
G7R3@
1
2
VCC CORE
VCC CORE
POWER
POWER
VCC_NCTF_1
VCC_NCTF_2
VCC_NCTF_3
VCC_NCTF_4
VCC_NCTF_5
VCC_NCTF_6
VCC_NCTF_7
VCC_NCTF_8
VCC_NCTF_9
VCC_NCTF_10
VCC_NCTF_11
VCC_NCTF_12
VCC_NCTF_13
VCC_NCTF_14
VCC_NCTF_15
VCC_NCTF_16
VCC_NCTF_17
VCC_NCTF_18
VCC_NCTF_19
VCC_NCTF_20
VCC_NCTF_21
VCC_NCTF_22
VCC_NCTF_23
VCC_NCTF_24
VCC_NCTF_25
VCC_NCTF_26
VCC_NCTF_27
VCC_NCTF_28
VCC NCTF
VCC NCTF
VCC_NCTF_29
VCC_NCTF_30
VCC_NCTF_31
VCC_NCTF_32
VCC_NCTF_33
VCC_NCTF_34
VCC_NCTF_35
VCC_NCTF_36
VCC_NCTF_37
VCC_NCTF_38
VCC_NCTF_39
VCC_NCTF_40
VCC_NCTF_41
VCC_NCTF_42
VCC_NCTF_43
VCC_NCTF_44
1
AM32
AL32
AK32
AJ32
AH32
AG32
AE32
AC32
AA32
Y32
W32
U32
AM30
AL30
AK30
AH30
AG30
AF30
AE30
AC30
AB30
AA30
Y30
W30
V30
U30
AL29
AK29
AJ29
AH29
AG29
AE29
AC29
AA29
Y29
W29
V29
AL28
AK28
AL26
AK26
AK25
AK24
AK23
+1.05VS
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2008/10/06 2009/10/06
2008/10/06 2009/10/06
2008/10/06 2009/10/06
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
Compal Electronics, Inc.
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
401662
401662
401662
12 48Thursday, May 21, 2009
12 48Thursday, May 21, 2009
12 48Thursday, May 21, 2009
1
D
D
D
of
of
of
5
+3VS_TVCRT_DACBG
0_0603_5%
0_0603_5%
1
GM@
GM@
C225
C225
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
D D
R81
10U_FLC-453232-100K_0.25A_10%
10U_FLC-453232-100K_0.25A_10%
C108
C108
220U_B2_2.5VM
220U_B2_2.5VM
R83
R83
KC FBM-L11-160808-121LMT 0603
KC FBM-L11-160808-121LMT 0603
4.7U_0805_10V4Z
4.7U_0805_10V4Z
PCIe&DMI
1 2
+1.5VS
R87 0_0603_5%R87 0_0603_5%
0.1U_0402_16V4Z
C C
B B
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
+1.5VS
R95
R95
0_0603_5%
0_0603_5%
10U_0805_10V4Z@
10U_0805_10V4Z@
+3VS_TVCRT_DAC
+3VS_TVCRT_DAC
CRT TV
R80
R80
0.01U_0402_25V7K
0.01U_0402_25V7K
12
1
C99
C99
GM@
GM@
0.1U_0402_16V4Z
0.1U_0402_16V4Z
GM@R81
GM@
12
1
+
+
@
@
2
12
1
C115
C115
2
Pin AD48 Pin AA48
1
C100
C100
GM@
GM@
Pin B27
2
2
+1.05VS_DPLLA+1.05VS +1.05VS_DPLLB+1.05VS
10U_0805_10V4Z
10U_0805_10V4Z
1
C110
C110
GM@
GM@
+1.05VS_AHPLL+1.05VS +1.05VS_MPLL+1.05VS
C116
C116
0.1U_0402_16V4Z
0.1U_0402_16V4Z
Pin AD1
+1.5VS_PEG_BG
C122
C122
1
C111
C111
GM@
GM@
Pin F47 Pin L48
2
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
1
2
TV
0.01U_0402_25V7K
0.01U_0402_25V7K
1
1
C136
C136
C135
C135
12
1
C139
C139
2
+1.05VS +1.05VS_DHPLL
1 2
0_0402_5%
0_0402_5%
0.1U_0402_16V4Z
0.1U_0402_16V4Z
Pin B24
2
2
+1.5VS_TVDAC
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
C140
C140
R98
R98
1
C141
C141
Pin M25 Pin L28
2
2
0.01U_0402_25V7K
0.01U_0402_25V7K
2
C150
C150
Pin AF1
1
C100
C100
0_0402_5%
0_0402_5%
C101
C101
0_0402_5%
0_0402_5%
C110
PM@
C110
PM@
0_0805_5%
0_0805_5%
R84
R84
MBK2012121YZF_0805
MBK2012121YZF_0805
1 2
C114
C114
R85 0.5_0805_1%R85 0.5_0805_1%
10U_0805_10V4Z
10U_0805_10V4Z
+1.05VS_PEGPLL
1
C121
C121
0.1U_0402_16V4Z
0.1U_0402_16V4Z
2
PCIe&DMI
+1.5VS +1.5VS_HDA
R94
R94
1 2
0_0402_5%
0_0402_5%
IHDMI@
IHDMI@
0.1U_0402_16V4Z
0.1U_0402_16V4Z
IHDMI@
IHDMI@
TV TV
+1.5VS
0.1U_0402_16V4Z
0.1U_0402_16V4Z
+3VS_TVCRT_DACBG
PM@
PM@
PM@
PM@
12
1
C101
C101
GM@
GM@
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
R82
GM@R82
GM@
10U_FLC-453232-100K_0.25A_10%
10U_FLC-453232-100K_0.25A_10%
220U_B2_2.5VM
220U_B2_2.5VM
1
C117
C117
Pin AE1
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
HDMI's HDA
1
C138
C138
Pin A32
2
+1.5VS_QDAC
R96
R96
0.01U_0402_25V7K
0.01U_0402_25V7K
12
0_0603_5%
0_0603_5%
1
C143
C143
C142
C142
2
0.01U_0402_25V7K
0.01U_0402_25V7K
C102
C102
GM@
GM@
C109
C109
@
@
220U_D2_4VM_R15
220U_D2_4VM_R15
12
1
+
+
2
1
2
4
1
Pin A25
GNDtoB25
2
10U_0805_10V4Z
10U_0805_10V4Z
1
C112
C112
GM@
GM@
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
+1.8V_TXLVDS
1
C118
C118
1000P_0402_50V7K
1000P_0402_50V7K
2
GM@
GM@
GND to J47
+1.05VS
C123
C123
@
@
+1.05VS
10U_0805_10V4Z
10U_0805_10V4Z
+3VS
1
C113
C113
GM@
GM@
2
LVDS
Pin J48
R88
R88
1 2
0_0805_5%
0_0805_5%
1
+
+
2
R92
R92
1 2
0_0603_5%
0_0603_5%
C132
C132
R79
R79
2_0603_5%
2_0603_5%
GM@
GM@
C98
C98
10U_0805_10V4Z
10U_0805_10V4Z
GM@
GM@
C112
C112
0_0805_5%
0_0805_5%
1
2
10U_0805_10V4Z
10U_0805_10V4Z
1
2
2.2U_0603_6.3V6K
2.2U_0603_6.3V6K
+3VS_TVCRT_DACBG
12
1
2
+3VS_TVCRT_DAC
+3VS_TVCRT_DACBG
PM@
PM@
C118
PM@
C118
PM@
0_0402_5%
0_0402_5%
DDR2
+1.05VS_A_SM
4.7U_0805_10V4Z
4.7U_0805_10V4Z
1
C124
C124
C125
C125
2
1U_0402_6.3V4Z
1U_0402_6.3V4Z
Pin AR20
DDR2
+1.05VS_A_SM_CK
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
@
@
C134
C134
C133
C133
2
Pin AP28
+3VS_TVCRT_DAC
+1.05VS_PEGPLL
+1.8V_LVDS
+1.05VS_DPLLA
+1.05VS_DPLLB
+1.05VS_AHPLL
+1.05VS_MPLL
+1.8V_TXLVDS
+1.5VS_PEG_BG
+1.05VS_PEGPLL
1
C126
C126
2
1
2
+1.5VS_HDA
+1.5VS_TVDAC
+1.5VS_QDAC
+1.05VS_DHPLL
3
U3H
U3H
73mA
B27
VCCA_CRT_DAC_1
A26
VCCA_CRT_DAC_2
5mA
A25
VCCA_DAC_BG
B25
VSSA_DAC_BG
F47
VCCA_DPLLA
L48
VCCA_DPLLB
AD1
VCCA_HPLL
AE1
VCCA_MPLL
13.2mA
J48
VCCA_LVDS
J47
VSSA_LVDS
414uA
AD48
VCCA_PEG_BG
50mA
AA48
VCCA_PEG_PLL
667MTs,480mA
800MTs,720mA
AR20
VCCA_SM_1
AP20
VCCA_SM_2
AN20
VCCA_SM_3
AR17
VCCA_SM_4
AP17
VCCA_SM_5
AN17
VCCA_SM_6
AT16
VCCA_SM_7
AR16
VCCA_SM_8
AP16
VCCA_SM_9
667MTs,24mA
800MTs,26mA
AP28
VCCA_SM_CK_1
AN28
VCCA_SM_CK_2
AP25
VCCA_SM_CK_3
AN25
VCCA_SM_CK_4
AN24
VCCA_SM_CK_5
AM28
VCCA_SM_CK_NCTF_1
AM26
VCCA_SM_CK_NCTF_2
AM25
VCCA_SM_CK_NCTF_3
AL25
VCCA_SM_CK_NCTF_4
AM24
VCCA_SM_CK_NCTF_5
AL24
VCCA_SM_CK_NCTF_6
AM23
VCCA_SM_CK_NCTF_7
AL23
VCCA_SM_CK_NCTF_8
79mA
B24
VCCA_TV_DAC_1
A24
VCCA_TV_DAC_2
50mA
A32
VCC_HDA
35mA
M25
VCCD_TVDAC
L28
VCCD_QDAC
157.2mA
AF1
VCCD_HPLL
AA47
VCCD_PEG_PLL
60.31mA
M38
VCCD_LVDS_1
L37
VCCD_LVDS_2
CANTIGA ES_FCBGA1329
CANTIGA ES_FCBGA1329
G7R3@
G7R3@
64.8mA
64.8mA
24mA
139.2mA
HDA
HDA
500uA
50mA
FSB=1067Mhz,852mA
U13
VTT_1
T13
VTT_2
U12
VTT_3
T12
VTT_4
U11
VTT_5
T11
VTT_6
U10
VTT_7
T10
VTT_8
CRTPLLA LVDSA PEG
CRTPLLA LVDSA PEG
VTT
VTT
POWER
POWER
Host Interface I/O and HSIO
321.35mA
A SM
A SM
AXF
AXF
DDR2,667MHz,119.85mA
DDR2,800MHz,124mA
VCC_SM_CK_1
VCC_SM_CK_2
VCC_SM_CK_3
VCC_SM_CK_4
SM CK
SM CK
118.8mA
VCC_TX_LVDS
105.3mA
A CK
A CK
HV
HV
1782mA
TV
TV
456mA
DMI PEG
DMI PEG
VTTLF
VTTLF
LVDS D TV/CRT
LVDS D TV/CRT
VTT_9
VTT_10
VTT_11
VTT_12
VTT_13
VTT_14
VTT_15
VTT_16
VTT_17
VTT_18
VTT_19
VTT_20
VTT_21
VTT_22
VTT_23
VTT_24
VTT_25
VCC_AXF_1
VCC_AXF_2
VCC_AXF_3
VCC_HV_1
VCC_HV_2
VCC_HV_3
VCC_PEG_1
VCC_PEG_2
VCC_PEG_3
VCC_PEG_4
VCC_PEG_5
VCC_DMI_1
VCC_DMI_2
VCC_DMI_3
VCC_DMI_4
VTTLF1
VTTLF2
VTTLF3
U9
T9
U8
T8
U7
T7
U6
T6
U5
T5
V3
U3
V2
U2
T2
V1
U1
B22
B21
A21
BF21
BH20
BG20
BF20
K47
C35
B35
A35
V48
U48
V47
U47
U46
AH48
AF48
AH47
AG47
A8
L1
AB2
0.47U_0603_10V7K
0.47U_0603_10V7K
VTTLF1
VTTLF2
VTTLF3
C147
C147
1
C104
C104
0.47U_0603_10V7K
0.47U_0603_10V7K
2
+1.05VS_AXF
+1.8V_SM_CK
+1.8V_TXLVDS
+3VS
+1.05VS
+1.05VS
1
0.47U_0603_10V7K
0.47U_0603_10V7K
2
2
C148
C148
1
C105
C105
2.2U_0603_6.3V6K
2.2U_0603_6.3V6K
2
C130
C130
0_0402_5%
0_0402_5%
1
0.47U_0603_10V7K
0.47U_0603_10V7K
2
1
C106
C106
4.7U_0805_10V4Z
4.7U_0805_10V4Z
2
Intel: VTT 270U*1 ESR 12mOhm
+1.05VS_AXF
NB I/O
2
C119
C119
1U_0402_6.3V4Z
1U_0402_6.3V4Z
1
1
C107
C107
4.7U_0805_10V4Z
4.7U_0805_10V4Z
2
Pin B22
+1.8V_SM_CK
DDR2
1
C127
C127
0.1U_0402_16V4Z
0.1U_0402_16V4Z
2
Pin BF21
+1.8V_TXLVDS +1.8V
LVDS
1
C130
C130
1000P_0402_50V7K
1000P_0402_50V7K
2
GM@
GM@
Pin K47
1
2
+1.05VS
1
C144
C144
2
10U_0805_10V4Z
10U_0805_10V4Z
Pin V48
+1.05VS
1
C151
C151
0.1U_0402_16V4Z
0.1U_0402_16V4Z
2
Pin AH48
R93
R93
10_0603_5%
10_0603_5%
C137
C137
0.1U_0402_16V4Z
0.1U_0402_16V4Z
Pin C35
10U_0805_10V4Z
10U_0805_10V4Z
C149
C149
PM@
PM@
1
2
AGTL+
R86
R86
1 2
0_0603_5%
0_0603_5%
1
C120
C120
10U_0805_10V4Z
10U_0805_10V4Z
2
@
@
R90
R90
1_0805_1%
1_0805_1%
1 2
10U_0805_10V4Z
10U_0805_10V4Z
R91
1 2
0_0603_5%
0_0603_5%
1
C131
C131
10U_0805_10V4Z
10U_0805_10V4Z
2
GM@
GM@
12
CH751H-40PT_SOD323-2
CH751H-40PT_SOD323-2
PCIe&DMI
1
C145
C145
2
220U_6.3V_M
220U_6.3V_M
PCIe&DMI
1
+1.05VS
1
+
+
C103
C103
220U_D2_4VM_R15
220U_D2_4VM_R15
2
+1.05VS
C129
C129
GM@R91
GM@
D3
D3
21
1
+
+
C146
C146
2
R89
R89
1 2
0_0805_5%
0_0805_5%
1
C128
C128
10U_0805_10V4Z
10U_0805_10V4Z
2
@
@
+1.05VS+3VS
+1.8V
+1.05VS
A A
BLM18PG121SN1D_0603
BLM18PG121SN1D_0603
R100
R100
1_0805_1%
1_0805_1%
L1
L1
12
PCIe&DMI
+1.05VS_PEGPLL
0.1U_0402_16V4Z
0.1U_0402_16V4Z
C154
C154
12
10U_0805_10V4Z
10U_0805_10V4Z
5
C152
C152
1
2
Pin AA47
+1.8V
R99
R99
0_0603_5%
0_0603_5%
+1.8V_LVDS
12
C153
C153
1U_0402_6.3V4Z
1U_0402_6.3V4Z
LVDS
1
2
Pin M38
4
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2008/10/06 2009/10/06
2008/10/06 2009/10/06
2008/10/06 2009/10/06
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
2
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Compal Electronics, Inc.
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
401662
401662
401662
13 48Thursday, May 21, 2009
13 48Thursday, May 21, 2009
13 48Thursday, May 21, 2009
1
of
of
of
D
D
D
5
U3I
U3I
AU48
VSS_1
AR48
VSS_2
AL48
VSS_3
BB47
VSS_4
AW47
VSS_5
AN47
VSS_6
AJ47
VSS_7
AF47
VSS_8
AD47
VSS_9
AB47
VSS_10
Y47
VSS_11
T47
BD46
BA46
AY46
AV46
AR46
AM46
BF44
AH44
AD44
AA44
M44
BC43
AV43
AU43
AM43
BG42
AY42
AT42
AN42
AJ42
AE42
BD41
AU41
AM41
AH41
AD41
AA41
M41
BG40
BB40
AV40
AN40
AT39
AM39
AJ39
AE39
BH38
BC38
BA38
AU38
AH38
AD38
AA38
BF37
BB37
AW37
AT37
AN37
AJ37
BG36
BD36
AK15
AU36
VSS_12
N47
VSS_13
L47
VSS_14
G47
VSS_15
VSS_16
VSS_17
VSS_18
VSS_19
VSS_20
VSS_21
V46
VSS_22
R46
VSS_23
P46
VSS_24
H46
VSS_25
F46
VSS_26
VSS_27
VSS_28
VSS_29
VSS_30
Y44
VSS_31
U44
VSS_32
T44
VSS_33
VSS_34
F44
VSS_35
VSS_36
VSS_37
VSS_38
VSS_39
J43
VSS_40
C43
VSS_41
VSS_42
VSS_43
VSS_44
VSS_45
VSS_46
VSS_47
N42
VSS_48
L42
VSS_49
VSS_50
VSS_51
VSS_52
VSS_53
VSS_54
VSS_55
Y41
VSS_56
U41
VSS_57
T41
VSS_58
VSS_59
G41
VSS_60
B41
VSS_61
VSS_62
VSS_63
VSS_64
VSS_65
H40
VSS_66
E40
VSS_67
VSS_68
VSS_69
VSS_70
VSS_71
N39
VSS_72
L39
VSS_73
B39
VSS_74
VSS_75
VSS_76
VSS_77
VSS_78
VSS_79
VSS_80
VSS_81
Y38
VSS_82
U38
VSS_83
T38
VSS_84
J38
VSS_85
F38
VSS_86
C38
VSS_87
VSS_88
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
H37
VSS_94
C37
VSS_95
VSS_96
VSS_97
VSS_98
VSS_99
VSS
VSS
CANTIGA ES_FCBGA1329
CANTIGA ES_FCBGA1329
G7R3@
G7R3@
D D
C C
B B
A A
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
VSS_117
VSS_118
VSS_119
VSS_120
VSS_121
VSS_122
VSS_123
VSS_124
VSS_125
VSS_126
VSS_127
VSS_128
VSS_129
VSS_130
VSS_131
VSS_132
VSS_133
VSS_134
VSS_135
VSS_136
VSS_137
VSS_138
VSS_139
VSS_140
VSS_141
VSS_142
VSS_143
VSS_144
VSS_145
VSS_146
VSS_147
VSS_148
VSS_149
VSS_150
VSS_151
VSS_152
VSS_153
VSS_154
VSS_155
VSS_156
VSS_157
VSS_158
VSS_159
VSS_160
VSS_161
VSS_162
VSS_163
VSS_164
VSS_165
VSS_166
VSS_167
VSS_168
VSS_169
VSS_170
VSS_171
VSS_172
VSS_173
VSS_174
VSS_175
VSS_176
VSS_177
VSS_178
VSS_179
VSS_180
VSS_181
VSS_182
VSS_183
VSS_184
VSS_185
VSS_186
VSS_187
VSS_188
VSS_189
VSS_190
VSS_191
VSS_192
VSS_193
VSS_194
VSS_195
VSS_196
VSS_197
VSS_198
VSS_199
AM36
AE36
P36
L36
J36
F36
B36
AH35
AA35
Y35
U35
T35
BF34
AM34
AJ34
AF34
AE34
W34
B34
A34
BG33
BC33
BA33
AV33
AR33
AL33
AH33
AB33
P33
L33
H33
N32
K32
F32
C32
A31
AN29
T29
N29
K29
H29
F29
A29
BG28
BD28
BA28
AV28
AT28
AR28
AJ28
AG28
AE28
AB28
Y28
P28
K28
H28
F28
C28
BF26
AH26
AF26
AB26
AA26
C26
B26
BH25
BD25
BB25
AV25
AR25
AJ25
AC25
Y25
N25
L25
J25
G25
E25
BF24
AD12
AY24
AT24
AJ24
AH24
AF24
AB24
R24
L24
K24
J24
G24
F24
E24
BH23
AG23
Y23
B23
A23
AJ6
4
3
U3J
U3J
BG21
AW21
AU21
AP21
AN21
AH21
AF21
AB21
BC20
BA20
AW20
AT20
AJ20
AG20
BG19
BG17
BC17
AW17
AT17
BA16
AU16
AN16
BG15
AC15
W15
BG14
AA14
BG13
BC13
BA13
AN13
AJ13
AE13
BF12
AV12
AT12
AM12
AA12
BD11
BB11
AY11
AN11
AH11
BG10
AV10
AT10
AJ10
AE10
AA10
AM9
VSS_199
L12
VSS_200
VSS_201
VSS_202
VSS_203
VSS_204
VSS_205
VSS_206
VSS_207
R21
VSS_208
M21
VSS_209
J21
VSS_210
G21
VSS_211
VSS_212
VSS_213
VSS_214
VSS_215
VSS_216
VSS_217
Y20
VSS_218
N20
VSS_219
K20
VSS_220
F20
VSS_221
C20
VSS_222
A20
VSS_223
VSS_224
A18
VSS_225
VSS_226
VSS_227
VSS_228
VSS_229
R17
VSS_230
M17
VSS_231
H17
VSS_232
C17
VSS_233
VSS_235
VSS_237
VSS_238
N16
VSS_239
K16
VSS_240
G16
VSS_241
E16
VSS_242
VSS_243
VSS_244
VSS_245
A15
VSS_246
VSS_247
VSS_248
C14
VSS_249
VSS_250
VSS_251
VSS_252
VSS_255
VSS_256
VSS_257
N13
VSS_258
L13
VSS_259
G13
VSS_260
E13
VSS_261
VSS_262
VSS_263
VSS_264
VSS_265
VSS_266
J12
VSS_267
A12
VSS_268
VSS_269
VSS_270
VSS_271
VSS_272
VSS_273
Y11
VSS_275
N11
VSS_276
G11
VSS_277
C11
VSS_278
VSS_279
VSS_280
VSS_281
VSS_282
VSS_283
VSS_284
M10
VSS_285
BF9
VSS_286
BC9
VSS_287
AN9
VSS_288
VSS_289
AD9
VSS_290
G9
VSS_291
B9
VSS_292
BH8
VSS_293
BB8
VSS_294
AV8
VSS_295
AT8
VSS_296
VSS
VSS
CANTIGA ES_FCBGA1329
CANTIGA ES_FCBGA1329
G7R3@
G7R3@
VSS_NCTF_10
VSS NCTF
VSS NCTF
VSS_NCTF_11
VSS_NCTF_12
VSS_NCTF_13
VSS_NCTF_14
VSS_NCTF_15
VSS_NCTF_16
VSS SCB
VSS SCB
NC
NC
VSS_297
VSS_298
VSS_299
VSS_300
VSS_301
VSS_302
VSS_303
VSS_304
VSS_305
VSS_306
VSS_307
VSS_308
VSS_309
VSS_310
VSS_311
VSS_312
VSS_313
VSS_314
VSS_315
VSS_316
VSS_317
VSS_318
VSS_319
VSS_320
VSS_321
VSS_322
VSS_323
VSS_324
VSS_325
VSS_327
VSS_328
VSS_329
VSS_330
VSS_331
VSS_332
VSS_333
VSS_334
VSS_335
VSS_336
VSS_337
VSS_338
VSS_339
VSS_340
VSS_341
VSS_342
VSS_343
VSS_344
VSS_345
VSS_346
VSS_347
VSS_348
VSS_349
VSS_350
VSS_351
VSS_352
VSS_353
VSS_354
VSS_NCTF_1
VSS_NCTF_2
VSS_NCTF_3
VSS_NCTF_4
VSS_NCTF_5
VSS_NCTF_6
VSS_NCTF_7
VSS_NCTF_8
VSS_NCTF_9
VSS_SCB_1
VSS_SCB_2
VSS_SCB_3
VSS_SCB_4
VSS_SCB_5
NC_26
NC_27
NC_28
NC_29
NC_30
NC_31
NC_32
NC_33
NC_34
NC_35
NC_36
NC_37
NC_38
NC_39
NC_40
NC_41
NC_42
AH8
Y8
L8
E8
B8
AY7
AU7
AN7
AJ7
AE7
AA7
N7
J7
BG6
BD6
AV6
AT6
AM6
M6
C6
BA5
AH5
AD5
Y5
L5
J5
H5
F5
BE4
BC3
AV3
AL3
R3
P3
F3
BA2
AW2
AU2
AR2
AP2
AJ2
AH2
AF2
AE2
AD2
AC2
Y2
M2
K2
AM1
AA1
P1
H1
U24
U28
U25
U29
AF32
AB32
V32
AJ30
AM29
AF29
AB29
U26
U23
AL20
V20
AC19
AL17
AJ17
AA17
U17
BH48
BH1
A48
C1
A3
E1
D2
C3
B4
A5
A6
A43
A44
B45
C46
D47
B47
A46
F48
E48
C48
B48
2
1
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2008/10/06 2009/10/06
2008/10/06 2009/10/06
2008/10/06 2009/10/06
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
Compal Electronics, Inc.
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
401662
401662
401662
14 48Thursday, May 21, 2009
14 48Thursday, May 21, 2009
14 48Thursday, May 21, 2009
1
D
D
D
of
of
of
5
+DIMM_VREF
2.2U_0603_6.3V6K
2.2U_0603_6.3V6K
+1.8V
D D
C C
B B
A A
12
R101
R101
1K_0402_1%
1K_0402_1%
12
R102
R102
1K_0402_1%
1K_0402_1%
C155
C155
1
0.1U_0402_16V4Z
0.1U_0402_16V4Z
2
20mils
C156
C156
+DIMM_VREF
DDRA_CKE08
DDR_A_BS29
DDR_A_BS09
DDR_A_WE#9
DDR_A_CAS#9
DDRA_SCS1#8
DDRA_ODT18
PM_SMBDATA15,16,23,26,28
PM_SMBCLK15,16,23,26,28
+3VS
SO-DIMM A
1
2
DDR_A_D4
DDR_A_D1
DDR_A_DQS#0
DDR_A_DQS0
DDR_A_D2
DDR_A_D3
DDR_A_D8
DDR_A_D14
DDR_A_DQS#1
DDR_A_DQS1
DDR_A_D9
DDR_A_D15
DDR_A_D16
DDR_A_D17
DDR_A_DQS#2
DDR_A_DQS2
DDR_A_D18
DDR_A_D19
DDR_A_D29
DDR_A_D24
DDR_A_DM3
DDR_A_D26
DDR_A_D27
DDRA_CKE0
+1.8V
DDR_A_BS2
DDR_A_MA12
DDR_A_MA9 DDR_A_MA7
DDR_A_MA8
DDR_A_MA5
DDR_A_MA3
DDR_A_MA1
DDR_A_MA10
DDR_A_BS0
DDR_A_WE#
DDR_A_CAS#
DDRA_SCS1#
DDRA_ODT1
DDR_A_D37
DDR_A_D36
DDR_A_DQS#4
DDR_A_DQS4
DDR_A_D35
DDR_A_D32
DDR_A_D40
DDR_A_D44
DDR_A_DM5
DDR_A_D41
DDR_A_D46
DDR_A_D49
DDR_A_D48
DDR_A_DQS#6
DDR_A_DQS6
DDR_A_D54
DDR_A_D50
DDR_A_D61
DDR_A_D60
DDR_A_DM7
DDR_A_D59
DDR_A_D58
C180
C180
REVERSE
Top side
5
1
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
4
JDDRL
@JDDRL
@
1
VREF
3
VSS
5
DQ0
7
DQ1
9
VSS
11
DQS0#
13
DQS0
15
VSS
17
DQ2
19
DQ3
21
VSS
23
DQ8
25
DQ9
27
VSS
29
DQS1#
31
DQS1
33
VSS
35
DQ10
37
DQ11
39
VSS
41
VSS
43
DQ16
45
DQ17
47
VSS
49
DQS2#
51
DQS2
53
VSS
55
DQ18
57
DQ19
59
VSS
61
DQ24
63
DQ25
65
VSS
67
DM3
69
NC
71
VSS
73
DQ26
75
DQ27
77
VSS
79
CKE0
81
VDD
83
NC
85
BA2
87
VDD
89
A12
91
A9
93
A8
95
VDD
97
A5
99
A3
101
A1
103
VDD
105
A10/AP
107
BA0
109
WE#
111
VDD
113
CAS#
115
NC/S1#
117
VDD
119
NC/ODT1
121
VSS
123
DQ32
125
DQ33
127
VSS
129
DQS4#
131
DQS4
133
VSS
135
DQ34
137
DQ35
139
VSS
141
DQ40
143
DQ41
145
VSS
147
DM5
149
VSS
151
DQ42
153
DQ43
155
VSS
157
DQ48
159
DQ49
161
VSS
163
NC,TEST
165
VSS
167
DQS6#
169
DQS6
171
VSS
173
DQ50
175
DQ51
177
VSS
179
DQ56
181
DQ57
183
VSS
185
DM7
187
VSS
189
DQ58
191
DQ59
193
VSS
195
SDA
197
SCL
199
VDDSPD
SUPPORT_PAD
203
4
2
VSS
4
DQ4
6
DQ5
8
VSS
10
DM0
12
VSS
14
DQ6
16
DQ7
18
VSS
20
DQ12
22
DQ13
24
VSS
26
DM1
28
VSS
30
CK0
32
CK0#
34
VSS
36
DQ14
38
DQ15
40
VSS
42
VSS
44
DQ20
46
DQ21
48
VSS
50
NC
52
DM2
54
VSS
56
DQ22
58
DQ23
60
VSS
62
DQ28
64
DQ29
66
VSS
68
DQS3#
70
DQS3
72
VSS
74
DQ30
76
DQ31
78
VSS
80
NC/CKE1
82
VDD
84
NC/A15
86
NC/A14
88
VDD
90
A11
92
A7
94
A6
96
VDD
98
A4
100
A2
102
A0
104
VDD
106
BA1
108
RAS#
110
S0#
112
VDD
114
ODT0
116
NC/A13
118
VDD
120
NC
122
VSS
124
DQ36
126
DQ37
128
VSS
130
DM4
132
VSS
134
DQ38
136
DQ39
138
VSS
140
DQ44
142
DQ45
144
VSS
146
DQS5#
148
DQS5
150
VSS
152
DQ46
154
DQ47
156
VSS
158
DQ52
160
DQ53
162
VSS
164
CK1
166
CK1#
168
VSS
170
DM6
172
VSS
174
DQ54
176
DQ55
178
VSS
180
DQ60
182
DQ61
184
VSS
186
DQS7#
188
DQS7
190
VSS
192
DQ62
194
DQ63
196
VSS
198
SAO
200
SA1
SUPPORT_PAD
FOX_AS0A426-M2RN-7F
FOX_AS0A426-M2RN-7F
204
DDR_A_D5
DDR_A_D0
DDR_A_DM0
DDR_A_D6
DDR_A_D7
DDR_A_D13
DDR_A_D12
DDR_A_DM1
DDR_A_D11
DDR_A_D10
DDR_A_D20
DDR_A_D21
DDR_A_DM2
DDR_A_D23
DDR_A_D22
DDR_A_D28
DDR_A_D25
DDR_A_DQS#3
DDR_A_DQS3
DDR_A_D31
DDR_A_D30
DDRA_CKE1
DDR_A_MA14
DDR_A_MA11
DDR_A_MA6
DDR_A_MA4
DDR_A_MA2
DDR_A_MA0
DDR_A_BS1
DDR_A_RAS#
DDRA_SCS0#
DDRA_ODT0
DDR_A_MA13
DDR_A_D39
DDR_A_D38
DDR_A_DM4
DDR_A_D34
DDR_A_D33
DDR_A_D45
DDR_A_D43
DDR_A_DQS#5
DDR_A_DQS5
DDR_A_D47
DDR_A_D42
DDR_A_D52
DDR_A_D53
DDR_A_DM6
DDR_A_D51
DDR_A_D55
DDR_A_D57
DDR_A_D56
DDR_A_DQS#7
DDR_A_DQS7
DDR_A_D62
DDR_A_D63
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
DDRA_CLK0 8
DDRA_CLK0# 8
PM_EXTTS# 8,15
DDRA_CKE1 8
+1.8V
DDR_A_BS1 9
DDR_A_RAS# 9
DDRA_SCS0# 8
DDRA_ODT0 8
DDRA_CLK1 8
DDRA_CLK1# 8
Compal Secret Data
Compal Secret Data
2008/10/06 2009/10/06
2008/10/06 2009/10/06
2008/10/06 2009/10/06
3
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
+1.8V
2.2U_0603_6.3V6K
2.2U_0603_6.3V6K
C158
C158
1
2
+0.9VS
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C167
C167
Layout Note:
Place these resistor
closely JP3,all
trace length Max=1.5"
DDR_A_MA8
DDR_A_BS2
DDR_A_MA12
DDR_A_MA1
DDR_A_MA14
DDR_A_MA11
DDR_A_MA6
DDR_A_MA7
DDRA_ODT1
DDR_A_CAS#
DDR_A_WE#
DDR_A_BS0
DDRA_SCS1#
DDRA_CKE0
DDRA_CKE1
2
DDR_A_DQS#[0..7] 9
DDR_A_D[0..63] 9
DDR_A_DM[0..7] 9
DDR_A_DQS[0..7] 9
DDR_A_MA[0..14] 9
Layout Note:
Place near JP3
2.2U_0603_6.3V6K
2.2U_0603_6.3V6K
C160
C160
C159
C159
1
1
2
2
Layout Note: Place one cap close to every 2 pullup
resistors terminated to +0.9VS
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
1
2
2
C169
C169
RP1
RP1
RP3
RP3
RP5
RP5
1 2
1 2
1 2
2
2
C170
C170
18
27
36
45
18
27
36
45
18
27
36
45
C168
C168
56_0804_8P4R_5%
56_0804_8P4R_5%
56_0804_8P4R_5%
56_0804_8P4R_5%
56_0804_8P4R_5%
56_0804_8P4R_5%
R480 56_0402_5%R480 56_0402_5%
R481 56_0402_5%R481 56_0402_5%
R482 56_0402_5%R482 56_0402_5%
C161
C161
1
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C171
C171
+0.9VS
RP2
RP2
56_0804_8P4R_5%
56_0804_8P4R_5%
RP4
RP4
56_0804_8P4R_5%
56_0804_8P4R_5%
RP12
RP12
1 8
2 7
3 6
4 5
56_0804_8P4R_5%
56_0804_8P4R_5%
2.2U_0603_6.3V6K
2.2U_0603_6.3V6K
C162
C162
1
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C172
C172
DDR_A_MA13
18
DDRA_ODT0
27
DDR_A_RAS#
36
DDRA_SCS0#
45
DDR_A_MA5
18
DDR_A_MA3
27
DDR_A_MA9
36
DDR_A_MA10
45
DDR_A_MA4
DDR_A_MA2
DDR_A_BS1
DDR_A_MA0
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
2.2U_0603_6.3V6K
2.2U_0603_6.3V6K
2.2U_0603_6.3V6K
2.2U_0603_6.3V6K
0.1U_0402_16V4Z
0.1U_0402_16V4Z
C163
C163
1
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C173
C173
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
2
2
C174
C174
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
401662
401662
401662
1
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
C166
C165
C165
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C177
C177
C166
1
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
2
C178
C178
4.4
4.4
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C179
C179
15 48Thursday, May 21, 2009
15 48Thursday, May 21, 2009
15 48Thursday, May 21, 2009
C164
C164
1
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C176
C176
C175
C175
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
SCHEMATIC,MB A4991
1
+
+
C157
C157
220U_Y_4VM
220U_Y_4VM
@
@
2
of
of
of
D
D
D
Loading...