Compal LA-3821P, Vostro 1200, N6000W Schematic
A
1 1
2 2
B
C
D
E
Compal confidential
Schematics Document
Mobile Merom uFCPGA with Satna Rosa Platform
3 3
2007-07-24
REV:0.3
4 4
Secur ity Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
2006/02/13 2006/07/26
Compal Secret Data
Deciphered Date
Title
Size Doc ument Number Re v
Cus tom
D
Date: Sheet of
Compal Electronics, Inc.
Cover Sheet
LA-3821P
E
1 43Tues day, July 31, 2007
0.3
A
B
C
D
E
Compal confidential
File Name : LA-3821P
ZZZ 1
PCB
1 1
Supra 1.0 (Merom +Crestline+ICH8) 12"
Fan Control
page 4
H_ A#( 3.. 31)
Mobile Y onah/Merom
uFCPGA-478 CPU
Socket P
FSB
533/ 667/800MHz
H_ D#( 0..6 3)
Thermal Sensor
AD M1032A R
page 4page 4,5,6
DDR2 -4 00/533/667
Clock Generator
ICS 9LPRS355
page 15
DDR2-SO-DIMM X2
BANK 0, 1, 2, 3
page 13,14
LVDS Conn
pa ge 17
LED
page 28
2 2
NB Crestline
page 7,8,9,10,11,12
RTC CKT.
page 19
DM I
PCI-E BUS
SB ICH8
Ma rvall
Giga L AN 8 055
page 26
3 3
RJ45CONN
page 27
Mini-Card
WLAN
page 22
Mini-Card
Robe son
page 22
New card
page 23
page 18,19,20,21
Dual Channel
AC-LINK/Azalia
PATA Master
USB2.0
USB2.0
USB2.0
USB2.0
SATA
Bluetooth Ver:2.0
Conn
FingerPrinter
Conn
PC Camera
Conn
Card Reader
RTS5158
USB Conn X 3
page 29
page 29
page 29
page 26
page 29
Audio Realtek
ALC268
page 24
SATA HDD Connector
page 22
IDE ODD Connector
page 22
RJ11CONN
page 26
MD C V1.5
page 26
AMON Agere
CS P 1 040
page 28
AMP & Audio Jack
TP A6017A2
page 26
LPC BUS
Power On/Off CKT.
page 28
4 4
DC/DC Interface CKT.
page 31
Touch Pad CONN.
Power Circuit DC/DC
Page 3 2,33,34,35,36,37,38
A
B
ENE KB926
page 30
Secur ity Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
SPI
Int.KBD
page 30page 28
2006/02/13 2006/07/26
SPI ROM
25LF080A
page 29
Compal Secret Data
Deciphered Date
Title
Size Doc ument Number Re v
Cus tom
D
Date: Sheet of
Compal Electronics, Inc.
Block Diagram
LA-3821P
E
2 43Tues day, July 31, 2007
0.3
5
4
3
2
1
Voltage Rails
+5VS
power
plane
D D
State
+B
+5VALW
+3VALW
+1.8V
+3VS
+1.5VS
+1.25V S
+0.9V
+VCCP
+CPU_CORE
Symbol Note :
S0
S1
S3
S5 S4/AC
S5 S4/ Battery only
S5 S4/AC & Battery
C C
B B
don't exist
O
O
O
O
O
X
I2C / SMBUS ADDRESSING
DE VICE
DD R SO -D IMM 0
DD R SO -D IMM 1
CL OCK GENE RATO R (E XT .)
HEX
A 0
D2
O
O
O
O
X
O
X X
X
X X X
AD DR ESS
1 0 1 0 0 0 0 0
1 0 1 0 0 1 0 0A 4
1 1 0 1 0 0 1 0
OO
OO
X
X
SMBUS Control Table
SOURCE
SMB_EC_CK1
SMB_EC_DA1
SMB_EC_CK2
SMB_EC_DA2
SMB_CK_CLK1
SMB_CK_DAT1 ICH8
LCD_CLK
LCD_DAT
KB925
KB925
Cre stl ine
INVERTER BATT EEPROM
X
X
X
X X
: means Digital Ground
: means Analog Ground
@ : means just reserve , no build
DEBUG@ : means just reserve for debug.
SERIAL SENSOR
V V
X X
X
THERMAL
(CPU)
ADM103 2
X X
V
X
X
X X
SODIMM CLK CHIP
X
V V V
X X
X
X
MINI CARD
X X
X
X
LCD
X
X
V
A A
BOM: 43XXXXXX
Jump-Short: PJP?
Secur ity Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2006/02/13 2006/07/26
Compal Secret Data
Deciphered Date
Title
Size Doc ument Number Re v
2
Date: Sheet of
Compal Electronics, Inc.
Notes List
LA-3821P
3 43Tues day, July 31, 2007
1
0.3
5
D D
4
3
2
1
GND
GND
GND
GND
+3VS
C3
H_THERMDA
H_THERMDC
THERM#
8
7
6
5
7/23
2
1
U1
1
VDD
2
D+
3
D-
THERM#4GND
ADM1032ARMZ-2REEL_MSOP8
Addres s:100_1100
SCLK
SDATA
ALERT#
+5VS
12
12
BAS16_SOT23-3
SMB_EC_CK2
8
SMB_EC_DA2
7
6
5
SMB_EC_DA230,32
SMB_EC_CK230,32
D1
1SS355_SOD323-2
1
D2
C5
2
SMB_EC_DA2
SMB_EC_CK2
+VCC_F AN
FAN_SPEED
1
C6
2
4.7U_0805_10V4Z
1000P_0402_50V7K
JP3
1
1
2
2
3
3
4
GND
5
GND
ACES_85205-03001
+VCCP
H_A#[ 3..16]7
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_NMI19
H_SMI#19
12
R18
56_0402_5%@
B
2
C
Q2
MMBT3904_SOT23
H_ADSTB#0
H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#4
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35
H_ADSTB#1
H_A20M#
H_FER R#
H_IGNN E#
H_STPCLK#
H_INT R
H_NMI
H_SMI#
OCP# 20
H_ADSTB#07
H_REQ#07
H_REQ#17
H_REQ#27
H_REQ#37
H_REQ#47
C C
B B
A A
H_A#[ 17..35]7
H_ADSTB#17
H_A20M#19
H_FER R#19
H_IGNN E#19
H_STPCLK#19
H_INT R19
+VCCP
H_PROCH OT# OCP#
E
3 1
@
JP2A
ADDR GROUP 0 ADDR GROUP 1
J4
A[3]#
L5
A[4]#
L4
A[5]#
K5
A[6]#
M3
A[7]#
N2
A[8]#
J1
A[9]#
N3
A[10]#
P5
A[11]#
P2
A[12]#
L2
A[13]#
P4
A[14]#
P1
A[15]#
R1
A[16]#
M1
ADSTB[0]#
K3
REQ[0]#
H2
REQ[1]#
K2
REQ[2]#
J3
REQ[3]#
L1
REQ[4]#
Y2
A[17]#
U5
A[18]#
R3
A[19]#
W6
A[20]#
U4
A[21]#
Y5
A[22]#
U1
A[23]#
R4
A[24]#
T5
A[25]#
T3
A[26]#
W2
A[27]#
W5
A[28]#
Y4
A[29]#
U2
A[30]#
V4
A[31]#
W3
A[32]#
AA4
A[33]#
AB2
A[34]#
AA3
A[35]#
V1
ADSTB[1]#
A6
A20M#
A5
FERR#
C4
IGNNE#
D5
STPCLK#
C6
LINT0
B4
LINT1
A3
SMI#
M4
RSVD[01]
N5
RSVD[02]
T2
RSVD[03]
V3
RSVD[04]
B2
RSVD[05]
C3
RSVD[06]
D2
RSVD[07]
D22
RSVD[08]
D3
RSVD[09]
F6
RSVD[10]
Mero m Ball-out Rev 1a
CONN@
SP07000FP00 S SOCKET TYCO 2-1871873-2 478P H3 CPU
SP07000FD00 S SOCKET FOXCONN PZ4782A-274M-41 478P H3
DEFER#
CONTROL
RESET#
BPM[0]#
BPM[1]#
BPM[2]#
BPM[3]#
XDP/ITP SIGNALS
TH ERMAL
PROCHOT#
THERMDA
THERMDC
ICH
THERMTRIP#
H CLK
BCLK[0]
BCLK[1]
RESERVED
ADS#
BNR#
BPRI#
DRDY#
DBSY#
BR0#
IERR#
INIT#
LOCK#
RS[0]#
RS[1]#
RS[2]#
TRDY#
HIT#
HITM#
PRDY#
PREQ#
TCK
TDO
TMS
TRST#
DBR#
TDI
H_ADS#H_A#3
H1
H_BNR #
E2
H_BPR I#
G5
H_DEF ER#
H5
H_D RDY#
F21
H_ DBSY#
E1
H_BR0#
F1
H_IER R#
D20
H_INIT#
B3
H_LOCK#
H4
H_RESET#
C1
H_RS#0
F3
H_RS#1
F4
H_RS#2
G3
H_ TRDY#H_REQ#3
G2
H_HIT#
G6
H_HITM#
E4
AD4
AD3
AD1
AC4
AC2
AC1
XDP_TCK
AC5
XDP_TDI
AA6
AB3
XDP_TMS
AB5
XDP_TRST#
AB6
XDP_DBRESET#
C20
H_PROCH OT#
D21
H_THERMDA_R
A24
H_THE RMDC_R
B25
H_THERMTRIP#
C7
CLK_CP U_BCLK
A22
CLK_CP U_BCLK#
A21
For Mero m, R14 and R 15 are 0ohm
For Penr yn, R14 an d R15 are 10 0ohm.
H_ADS# 7
H_BNR # 7
H_BPR I# 7
H_DEF ER# 7
H_D RDY# 7
H_D BSY# 7
H_BR0# 7
H_INIT# 19
H_LOCK# 7
H_RESET# 7
H_RS#0 7
H_RS#1 7
H_RS#2 7
H_T RDY# 7
H_HIT# 7
H_HITM# 7
XDP_DBRESET# 20
R14 0_0402_5%
1 2
R15 0_0402_5%
1 2
FAN_SPEED32
R10
56_0402_5%
12
+VCCP
C2 0.1 U_0402_16V4Z
1 2
EMI request 4/1 8
R13
12
68_0402_5%
CLK_CP U_BCLK 15
CLK_CP U_BCLK# 15
H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil
H_THERMDA
H_THERMDC
H_THERMTRIP# 7,19
FAN_SPEED
+VCCP
H_PRO CHOT#
+3VS
R17
10K_0402_5%
1 2
1
C13
2
1000P_0402_50V7K
EN_FAN32
XDP_TDI
XDP_TMS
XDP_TRST#
XDP_TCK
R2 54.9_0402_1%
1 2
R3 54.9_0402_1%
1 2
R7 51_0402_1%
1 2
R8 54.9_0402_1%
1 2
Thermal Sensor ADM1032ARMZ
0.1U_0402_16V4Z
C4
1 2
2200P_0402_50V7K
R16
1 2
+3VS
10K_0402_5%
Voltage Fan Control circuit
+5VS
+VCC_F AN
C12
1 2
4.7U_0805_10V4Z
U24
1
VEN
2
VIN
3
VO
4
VSET
G993P1UF_SOP8
Secur ity Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2006/02/13 2006/03/10
Compal Secret Data
Deciphered Date
Title
Size Doc ument Number Re v
Cus tom
2
Date: Sheet of
Compal Electronics, Inc.
Merom(1/3)-AGTL+/XDP
LA-3821P
1
4 43Tues day, July 31, 2007
0.3
5
4
3
2
1
H_D #[0..15]7
D D
H_DSTBN#07
H_DSTBP#07
H_DIN V#07
H_D# [16..31]7
C C
H_DSTBN#17
H_DSTBP#17
H_DIN V#17
R21 1K_0402_5%@
1 2
R22 1K_0402_5%@
1 2
C8 0.1U_0402_16V4Z@
1 2
CPU_BSEL015
CPU_BSEL115
CPU_BSEL215
T1
T2
T3
H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_DSTBN#0
H_DSTBP#0
H_DIN V#0
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_DSTBN#1
H_DSTBP#1
H_DIN V#1 H_DIN V#3
V_CPU_GTLREF
TEST1
TEST2
TEST3
TEST4
TEST5
TEST6
CPU_BSEL0 H_PW RGOOD
CPU_BSEL1
CPU_BSEL2
JP2B
E22
D[0]#
F24
D[1]#
E26
D[2]#
G22
D[3]#
F23
D[4]#
G25
D[5]#
E25
D[6]#
E23
D[7]#
K24
D[8]#
G24
D[9]#
J24
D[10]#
J23
D[11]#
H22
D[12]#
F26
D[13]#
K22
D[14]#
H23
D[15]#
J26
DSTBN[0]#
H26
DSTBP[0]#
H25
DINV[0]#
N22
D[16]#
K25
D[17]#
P26
D[18]#
R23
D[19]#
L23
D[20]#
M24
D[21]#
L22
D[22]#
M23
D[23]#
P25
D[24]#
P23
D[25]#
P22
D[26]#
T24
D[27]#
R24
D[28]#
L25
D[29]#
T25
D[30]#
N25
D[31]#
L26
DSTBN[1]#
M26
DSTBP[1]#
N24
DINV[1]#
AD26
GTLREF
C23
TEST1
D25
TEST2
C24
TEST3
AF26
TEST4
AF1
TEST5
A26
TEST6
B22
BSEL[0]
B23
BSEL[1]
C21
BSEL[2]
Mero m Ball-out Rev 1 a
CONN@
DATA GRP 1
MISC
DATA GRP 0
D[32]#
D[33]#
D[34]#
D[35]#
D[36]#
D[37]#
D[38]#
D[39]#
D[40]#
D[41]#
D[42]#
D[43]#
D[44]#
D[45]#
DATA GRP 2DATA GRP 3
D[46]#
D[47]#
DSTBN[2]#
DSTBP[2]#
DINV[2]#
D[48]#
D[49]#
D[50]#
D[51]#
D[52]#
D[53]#
D[54]#
D[55]#
D[56]#
D[57]#
D[58]#
D[59]#
D[60]#
D[61]#
D[62]#
D[63]#
DSTBN[3]#
DSTBP[3]#
DINV[3]#
COMP[0]
COMP[1]
COMP[2]
COMP[3]
DPRSTP#
DPSLP#
DPWR#
PWRGOOD
SLP#
PSI#
Y22
AB24
V24
V26
V23
T22
U25
U23
Y25
W22
Y23
W24
W25
AA23
AA24
AB25
Y26
AA26
U22
AE24
AD24
AA21
AB22
AB21
AC26
AD20
AE22
AF23
AC25
AE21
AD21
AC22
AD23
AF22
AC23
AE25
AF24
AC20
R26
U26
AA1
Y1
E5
B5
D24
D6
D7
AE6
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_DSTBN#2
H_DSTBP#2
H_DIN V#2
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63
H_DSTBN#3
H_DSTBP#3
COMP0
COMP1
COMP2
COMP3
H_DPRSTP#
H_DPSLP#
H_DPW R#
H_CPUSLP #
H_PSI#
layo ut n ote: Rout e TEST3 & TEST5 trac es on ground referenced layer to th e TPs
CPU_BSEL CPU_BSEL2 CPU_BSEL1
166
B B
200
0 1
0
1
CPU_BSEL0
1
0
H_D# [32..47] 7
H_DSTBN#2 7
H_DSTBP#2 7
H_DIN V#2 7
H_D# [48..63] 7
H_DSTBN#3 7
H_DSTBP#3 7
H_DIN V#3 7
H_DPRSTP# 7,1 9,39
H_DPSLP# 19
H_DPW R# 7
H_PW RGOOD 19
H_CPUSLP # 7
H_PSI# 39
12
12
R23
54.9_0402_1%
Resistor placed within
0.5" of CPU pin.Trace
should be at least 25
mils away from any other
toggling signal.
COMP[0,2] trace width is
18 mils. COMP[1,3] trace
width is 4 mils.
12
12
R26
R25
R24
27.4_0402_1%
54.9_0402_1%
27.4_0402_1%
+VCC_C ORE +VCC_C ORE
JP2C
A7
VCC[001]
A9
VCC[002]
A10
VCC[003]
A12
VCC[004]
A13
VCC[005]
A15
VCC[006]
A17
VCC[007]
A18
VCC[008]
A20
VCC[009]
B7
VCC[010]
B9
VCC[011]
B10
VCC[012]
B12
VCC[013]
B14
VCC[014]
B15
VCC[015]
B17
VCC[016]
B18
VCC[017]
B20
VCC[018]
C9
VCC[019]
C10
VCC[020]
C12
VCC[021]
C13
VCC[022]
C15
VCC[023]
C17
VCC[024]
C18
VCC[025]
D9
VCC[026]
D10
VCC[027]
D12
VCC[028]
D14
VCC[029]
D15
VCC[030]
D17
VCC[031]
D18
VCC[032]
E7
VCC[033]
E9
VCC[034]
E10
VCC[035]
E12
VCC[036]
E13
VCC[037]
E15
VCC[038]
E17
VCC[039]
E18
VCC[040]
E20
VCC[041]
F7
VCC[042]
F9
VCC[043]
F10
VCC[044]
F12
VCC[045]
F14
VCC[046]
F15
VCC[047]
F17
VCC[048]
F18
VCC[049]
F20
VCC[050]
AA7
VCC[051]
AA9
VCC[052]
AA10
VCC[053]
AA12
VCC[054]
AA13
VCC[055]
AA15
VCC[056]
AA17
VCC[057]
AA18
VCC[058]
AA20
VCC[059]
AB9
VCC[060]
AC10
VCC[061]
AB10
VCC[062]
AB12
VCC[063]
AB14
VCC[064]
AB15
VCC[065]
AB17
VCC[066]
AB18
VCC[067]
Mero m Ball-out Rev 1a
CONN@
VCC[068]
VCC[069]
VCC[070]
VCC[071]
VCC[072]
VCC[073]
VCC[074]
VCC[075]
VCC[076]
VCC[077]
VCC[078]
VCC[079]
VCC[080]
VCC[081]
VCC[082]
VCC[083]
VCC[084]
VCC[085]
VCC[086]
VCC[087]
VCC[088]
VCC[089]
VCC[090]
VCC[091]
VCC[092]
VCC[093]
VCC[094]
VCC[095]
VCC[096]
VCC[097]
VCC[098]
VCC[099]
VCC[100]
VCCP[01]
VCCP[02]
VCCP[03]
VCCP[04]
VCCP[05]
VCCP[06]
VCCP[07]
VCCP[08]
VCCP[09]
VCCP[10]
VCCP[11]
VCCP[12]
VCCP[13]
VCCP[14]
VCCP[15]
VCCP[16]
VCCA[01]
VCCA[02]
VID[0]
VID[1]
VID[2]
VID[3]
VID[4]
VID[5]
VID[6]
VCCSENSE
VSSSENSE
AB20
AB7
AC7
AC9
AC12
AC13
AC15
AC17
AC18
AD7
AD9
AD10
AD12
AD14
AD15
AD17
AD18
AE9
AE10
AE12
AE13
AE15
AE17
AE18
AE20
AF9
AF10
AF12
AF14
AF15
AF17
AF18
AF20
R19 0_0402_5%
G21
V6
R20 0_0402_5%
J6
K6
M6
J21
K21
M21
N21
N6
R21
R6
T21
T6
V21
W21
B26
C26
AD6
AF5
AE5
AF4
AE3
AF3
AE2
VCCSENS E
AF7
VSSSENSE
AE7
.
Length match within 25 mils.
+VCCP
12
12
1
C7
+
2
CPU_V ID0 39
CPU_V ID1 39
CPU_V ID2 39
CPU_V ID3 39
CPU_V ID4 39
CPU_V ID5 39
CPU_V ID6 39
VCCSENSE 39
VSSSENSE 39
330U_D2E_2.5VM _R7
1
C9
2
1
C10
2
0.01U_0402_16V7K
10U_0805_6.3V6M
Near pin B26
+1.5VS
The trace width/space/other is
20/7/25.
+VCC_ CORE
1 2
1 2
R29
100_0402_1%
R31
100_0402_1%
VCCSENS E
VSSSENSE
V_CPU_GTLREF
+VCCP
12
R28
1K_0402_1%
12
R30
2K_0402_1%
Close to CPU pin AD26
within 500mils.
A A
Secur ity Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2006/02/13 2006/03/10
Compal Secret Data
Deciphered Date
2
Close to CPU pin
within 500mils.
Title
Size Doc ument Number Re v
Cus tom
Date: Sheet of
Compal Electronics, Inc.
Merom(2/3)-AGTL+/PWR
LA-3821P
1
5 43Tues day, July 31, 2007
0.3
5
D D
JP2D
A4
VSS[001]
A8
VSS[002]
A11
VSS[003]
A14
VSS[004]
A16
VSS[005]
A19
VSS[006]
A23
VSS[007]
AF2
VSS[008]
B6
VSS[009]
B8
VSS[010]
B11
VSS[011]
B13
VSS[012]
B16
VSS[013]
B19
VSS[014]
B21
VSS[015]
B24
VSS[016]
C5
VSS[017]
C8
VSS[018]
C11
VSS[019]
C14
VSS[020]
C16
VSS[021]
C19
VSS[022]
C2
VSS[023]
C22
VSS[024]
C25
VSS[025]
D1
VSS[026]
D4
VSS[027]
D8
VSS[028]
D11
C C
B B
VSS[029]
D13
VSS[030]
D16
VSS[031]
D19
VSS[032]
D23
VSS[033]
D26
VSS[034]
E3
VSS[035]
E6
VSS[036]
E8
VSS[037]
E11
VSS[038]
E14
VSS[039]
E16
VSS[040]
E19
VSS[041]
E21
VSS[042]
E24
VSS[043]
F5
VSS[044]
F8
VSS[045]
F11
VSS[046]
F13
VSS[047]
F16
VSS[048]
F19
VSS[049]
F2
VSS[050]
F22
VSS[051]
F25
VSS[052]
G4
VSS[053]
G1
VSS[054]
G23
VSS[055]
G26
VSS[056]
H3
VSS[057]
H6
VSS[058]
H21
VSS[059]
H24
VSS[060]
J2
VSS[061]
J5
VSS[062]
J22
VSS[063]
J25
VSS[064]
K1
VSS[065]
K4
VSS[066]
K23
VSS[067]
K26
VSS[068]
L3
VSS[069]
L6
VSS[070]
L21
VSS[071]
L24
VSS[072]
M2
VSS[073]
M5
VSS[074]
M22
VSS[075]
M25
VSS[076]
N1
VSS[077]
N4
VSS[078]
N23
VSS[079]
N26
VSS[080]
VSS[081]P3VSS[162]
Mero m Ball-out Rev 1a
VSS[082]
VSS[083]
VSS[084]
VSS[085]
VSS[086]
VSS[087]
VSS[088]
VSS[089]
VSS[090]
VSS[091]
VSS[092]
VSS[093]
VSS[094]
VSS[095]
VSS[096]
VSS[097]
VSS[098]
VSS[099]
VSS[100]
VSS[101]
VSS[102]
VSS[103]
VSS[104]
VSS[105]
VSS[106]
VSS[107]
VSS[108]
VSS[109]
VSS[110]
VSS[111]
VSS[112]
VSS[113]
VSS[114]
VSS[115]
VSS[116]
VSS[117]
VSS[118]
VSS[119]
VSS[120]
VSS[121]
VSS[122]
VSS[123]
VSS[124]
VSS[125]
VSS[126]
VSS[127]
VSS[128]
VSS[129]
VSS[130]
VSS[131]
VSS[132]
VSS[133]
VSS[134]
VSS[135]
VSS[136]
VSS[137]
VSS[138]
VSS[139]
VSS[140]
VSS[141]
VSS[142]
VSS[143]
VSS[144]
VSS[145]
VSS[146]
VSS[147]
VSS[148]
VSS[149]
VSS[150]
VSS[151]
VSS[152]
VSS[153]
VSS[154]
VSS[155]
VSS[156]
VSS[157]
VSS[158]
VSS[159]
VSS[160]
VSS[161]
VSS[163]
P6
P21
P24
R2
R5
R22
R25
T1
T4
T23
T26
U3
U6
U21
U24
V2
V5
V22
V25
W1
W4
W23
W26
Y3
Y6
Y21
Y24
AA2
AA5
AA8
AA11
AA14
AA16
AA19
AA22
AA25
AB1
AB4
AB8
AB11
AB13
AB16
AB19
AB23
AB26
AC3
AC6
AC8
AC11
AC14
AC16
AC19
AC21
AC24
AD2
AD5
AD8
AD11
AD13
AD16
AD19
AD22
AD25
AE1
AE4
AE8
AE11
AE14
AE16
AE19
AE23
AE26
A2
AF6
AF8
AF11
AF13
AF16
AF19
AF21
A25
AF25
.
Near CPU CORE regulator
C43
@
330U_D2E_2.5VM _R7
07/23 EMI solution
+VCCP
1
C48
0.1U_0402_16V4Z
2
4
3
2
1
Proadlizer
+VCC_ CORE+VCC_C ORE
1
1
1
+
+
2
C44
@
330U_D2E_2.5VM _R7
2
1
C49
0.1U_0402_16V4Z
2
1
C50
0.1U_0402_16V4Z
2
2
+
C11
1200P_PFAF250E128MNTTE_2.5VM
3 4
1
C51
0.1U_0402_16V4Z
2
1
C52
0.1U_0402_16V4Z
2
Plac e these inside
sock et cavity o n L8
(North side
Seco ndary)
1
C53
0.1U_0402_16V4Z
2
A A
Secur ity Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2006/02/13 2006/03/10
Compal Secret Data
Deciphered Date
Title
Size Doc ument Number Re v
Cus tom
2
Date: Sheet of
Compal Electronics, Inc.
Merom(3/3)-GND&Bypass
LA-3821P
1
6 43Tues day, July 31, 2007
0.3
5
M10
N12
W10
AD12
AE3
AD9
AC9
AC7
AC14
AD11
AC11
AB2
AD7
AB1
AC6
AE2
AC5
AG3
AH8
AJ14
AE9
AE11
AH12
AH5
AE7
AE5
AH2
AH13
E2
G2
G7
M6
H7
H3
G4
F3
N8
H2
N9
H5
P13
K9
M2
Y8
V4
M3
J1
N5
N3
W6
W9
N2
Y7
Y9
P4
W3
N1
Y3
AJ9
AJ5
AJ6
AJ7
AJ2
AJ3
B3
C2
W1
W2
B6
E5
B9
A9
U3A
H_D#_0
H_D#_1
H_D#_2
H_D#_3
H_D#_4
H_D#_5
H_D#_6
H_D#_7
H_D#_8
H_D#_9
H_D#_10
H_D#_11
H_D#_12
H_D#_13
H_D#_14
H_D#_15
H_D#_16
H_D#_17
H_D#_18
H_D#_19
H_D#_20
H_D#_21
H_D#_22
H_D#_23
H_D#_24
H_D#_25
H_D#_26
H_D#_27
H_D#_28
H_D#_29
H_D#_30
H_D#_31
H_D#_32
H_D#_33
H_D#_34
H_D#_35
H_D#_36
H_D#_37
H_D#_38
H_D#_39
H_D#_40
H_D#_41
H_D#_42
H_D#_43
H_D#_44
H_D#_45
H_D#_46
H_D#_47
H_D#_48
H_D#_49
H_D#_50
H_D#_51
H_D#_52
H_D#_53
H_D#_54
H_D#_55
H_D#_56
H_D#_57
H_D#_58
H_D#_59
H_D#_60
H_D#_61
H_D#_62
H_D#_63
H_SWING
H_RCOMP
H_SCOMP
H_SCOMP#
H_CPURST#
H_CPUSLP#
H_AVREF
H_DVREF
CRES TLINE_1p0
H_ADSTB#_0
H_ADSTB#_1
H_DEFER#
HOST
HPLL_CLK
HPLL_CLK#
H_DPWR#
H_DINV#_0
H_DINV#_1
H_DINV#_2
H_DINV#_3
H_DSTBN#_0
H_DSTBN#_1
H_DSTBN#_2
H_DSTBN#_3
H_DSTBP#_0
H_DSTBP#_1
H_DSTBP#_2
H_DSTBP#_3
H_REQ#_0
H_REQ#_1
H_REQ#_2
H_REQ#_3
H_REQ#_4
H_D #[0..63]5
D D
C C
+VCCP
12
12
R40
R41
54.9_0402_1%
54.9_0402_1%
H_RESET#4
H_CPUSLP #5
B B
H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63
H_SW NG
H_RCOMP
H_SCOMP
H_SCOMP#
H_RESET#
H_CPUSLP #
H_VRE F
layo ut note:
Rout e H_ SCOMP and H_SC OMP# with t race width, spacing and
impe danc e (55 o hm) same as FSB data tr aces
Layout Note:
H_RCOM P / H_VREF / H_SWNG
trace width and spacing is 10/20
+VCCP
R46
R52
12
221_0603_1%
H_SW NGH_VRE F
12
1
C61
2
100_0402_1%
0.1U_0402_16V4Z
+VCCP
12
R45
1K_0402_1%
A A
0.1U_0402_16V4Z
12
1
C60
R50
2
2K_0402_1%
H_RCOMP
12
R51
24.9_0402_1%
Near B3 pinwith in 100 mils from NB
5
H_A#_3
H_A#_4
H_A#_5
H_A#_6
H_A#_7
H_A#_8
H_A#_9
H_A#_10
H_A#_11
H_A#_12
H_A#_13
H_A#_14
H_A#_15
H_A#_16
H_A#_17
H_A#_18
H_A#_19
H_A#_20
H_A#_21
H_A#_22
H_A#_23
H_A#_24
H_A#_25
H_A#_26
H_A#_27
H_A#_28
H_A#_29
H_A#_30
H_A#_31
H_A#_32
H_A#_33
H_A#_34
H_A#_35
H_ADS#
H_BNR#
H_BPRI#
H_BREQ#
H_DBSY#
H_DRDY#
H_HIT#
H_HITM#
H_LOCK#
H_TRDY#
H_RS#_0
H_RS#_1
H_RS#_2
J13
B11
C11
M11
C15
F16
L13
G17
C14
K16
B13
L16
J17
B14
K19
P15
R17
B16
H20
L19
D17
M17
N16
J19
B18
E19
B17
B15
E17
C18
A19
B19
N19
G12
H17
G20
C8
E8
F12
D6
C10
AM5
AM7
H8
K7
E4
C6
G10
B7
K5
L2
AD13
AE13
M7
K3
AD2
AH11
L7
K2
AC2
AJ10
M14
E13
A11
H13
B12
E12
D7
D8
4
V_DDR _MCH_REF13,14,37
4
H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35
H_ADS#
H_ADSTB#0
H_ADSTB#1
H_BNR #
H_BPR I#
H_BR0#
H_DEF ER#
H_ DBSY#
CLK_MCH_BCLK
CLK_MCH_BCLK#
H_DPW R#
H_D RDY#
H_HIT#
H_HITM#
H_LOCK#
H_ TRDY#
H_DIN V#0
H_DIN V#1
H_DIN V#2
H_DIN V#3
H_DSTBN#0H_D#58
H_DSTBN#1
H_DSTBN#2
H_DSTBN#3
H_DSTBP#0
H_DSTBP#1
H_DSTBP#2
H_DSTBP#3
H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4
H_RS#0
H_RS#1
H_RS#2
Layout Note:
V_DDR_MCH_REF
trace width and
spacin g is 20/20.
H_A#[ 3..35] 4
H_ADS# 4
H_ADSTB#0 4
H_ADSTB#1 4
H_BNR# 4
H_BPR I# 4
H_BR0# 4
H_DEF ER# 4
H_DB SY# 4
CLK_MCH_BCLK 15
CLK_MCH_BCLK# 15
H_DPW R# 5
H_D RDY# 4
H_HIT# 4
H_HITM# 4
H_LOCK# 4
H_TR DY# 4
H_DIN V#0 5
H_DIN V#1 5
H_DIN V#2 5
H_DIN V#3 5
H_DSTBN#0 5
H_DSTBN#1 5
H_DSTBN#2 5
H_DSTBN#3 5
H_DSTBP#0 5
H_DSTBP#1 5
H_DSTBP#2 5
H_DSTBP#3 5
H_REQ#0 4
H_REQ#1 4
H_REQ#2 4
H_REQ#3 4
H_REQ#4 4
H_RS#0 4
H_RS#1 4
H_RS#2 4
V_DDR _MCH_REF
1
C59
2
0.1U_0402_16V4Z
3
+1.8V
2
2
C54
1
2.2U_0805_16V4Z
SMRCOMP_VOH
SMRCOMP_VOL
2.2U_0805_16V4Z
1
C56
2
PM_EXTTS#0
PM_EXTTS#1
CLKREQ#_B DMI_TXN0
+1.8V
12
R44
@
1K_0402_1%
12
R47
@
1K_0402_1%
MCH_CLKSEL015
MCH_CLKSEL115
MCH_CLKSEL215
PM_BMBUSY#20
PM_PWROK20,32
H_THERMTRIP#4,19
10K_0402_5%
10K_0402_5%
10K_0402_5%
H_DPRSTP#5,19,39
PM_EXTTS#013
PM_EXTTS#114
PLT_RST#18,22,2 3,24
DPRSLPVR20,39
Secur ity Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
12
R32
C55
1
1K_0402_1%
0.01U_0402_16V7K
12
R33
3.01K_0402_1%
NA le ad free
12
R34
1
1K_0402_1%
2
C57
0.01U_0402_16V7K
DDR_A_MA1413
DDR_B_MA1414
R37
R38
R39
<>
+3VS
12
12
12
MCH_CLKSEL0
MCH_CLKSEL1
MCH_CLKSEL2
CFG5
T4
CFG6
T5
CFG7
T6
CFG8
T7
CFG9
T8
CFG10
T9
CFG11
T10
CFG12
T11
CFG13
T12
CFG16
T13
CFG18
T14
CFG19
T15
CFG20
T16
PM_BMBUSY#
H_DPRSTP#
PM_EXTTS#0
PM_EXTTS#1
PM_PWROK
PLT_RST#
H_THERMTRIP#
DPRSLPVR
2006/02/13 2006/03/10
U3B
P36
RSVD1
P37
RSVD2
R35
RSVD3
N35
RSVD4
AR12
RSVD5
AR13
RSVD6
AM12
RSVD7
AN13
RSVD8
J12
RSVD9
AR37
RSVD10
AM36
RSVD11
AL36
RSVD12
AM37
RSVD13
D20
RSVD14
H10
RSVD20
B51
RSVD21
BJ20
RSVD22
BK22
RSVD23
BF19
RSVD24
BH20
RSVD25
BK18
RSVD26
BJ18
RSVD27
BF23
RSVD28
BG23
RSVD29
BC23
RSVD30
BD24
RSVD31
BJ29
RSVD32
BE24
RSVD33
BH39
RSVD34
AW20
RSVD35
BK20
RSVD36
C48
RSVD37
D47
RSVD38
B44
RSVD39
C44
RSVD40
A35
RSVD41
B37
RSVD42
B36
RSVD43
B34
RSVD44
C34
RSVD45
P27
CFG_0
N27
CFG_1
N24
CFG_2
C21
CFG_3
C23
CFG_4
F23
CFG_5
N23
CFG_6
G23
CFG_7
J20
CFG_8
C20
CFG_9
R24
CFG_10
L23
CFG_11
J23
CFG_12
E23
CFG_13
E20
CFG_14
K23
CFG_15
M20
CFG_16
M24
CFG_17
L32
CFG_18
N33
CFG_19
L35
CFG_20
G41
PM_BM_BUSY#
L39
PM_DPRSTP#
L36
PM_EXT_TS#_0
J36
PM_EXT_TS#_1
AW49
PWROK
AV20
RSTIN#
N20
THERMTRIP#
G36
DPRSLPVR
BJ51
NC_1
BK51
NC_2
BK50
NC_3
BL50
NC_4
BL49
NC_5
BL3
NC_6
BL2
NC_7
BK1
NC_8
BJ1
NC_9
E1
NC_10
A5
NC_11
C51
NC_12
B50
NC_13
A50
NC_14
A49
NC_15
BK2
NC_16
CRES TLINE_1p0
Compal Secret Data
Deciphered Date
2
DDR M UXIN GCLK
CFGRS VD
DMI
PM
GRA PHI CS V ID
ME
NC
MI SC
2
SM_CK_0
SM_CK_1
SM_CK_3
SM_CK_4
SM_CK#_0
SM_CK#_1
SM_CK#_3
SM_CK#_4
SM_CKE_0
SM_CKE_1
SM_CKE_3
SM_CKE_4
SM_CS#_0
SM_CS#_1
SM_CS#_2
SM_CS#_3
SM_ODT_0
SM_ODT_1
SM_ODT_2
SM_ODT_3
SM_RCOMP
SM_RCOMP#
SM_RCOMP_VOH
SM_RCOMP_VOL
SM_VREF_0
SM_VREF_1
DPLL_REF_CLK
DPLL_REF_CLK#
DPLL_REF_SSCLK
DPLL_REF_SSCLK#
PEG_CLK
PEG_CLK#
DMI_RXN_0
DMI_RXN_1
DMI_RXN_2
DMI_RXN_3
DMI_RXP_0
DMI_RXP_1
DMI_RXP_2
DMI_RXP_3
DMI_TXN_0
DMI_TXN_1
DMI_TXN_2
DMI_TXN_3
DMI_TXP_0
DMI_TXP_1
DMI_TXP_2
DMI_TXP_3
GFX_VID_0
GFX_VID_1
GFX_VID_2
GFX_VID_3
GFX_VR_EN
CL_DATA
CL_PWROK
CL_RST#
CL_VREF
SDVO_CTRL_CLK
SDVO_CTRL_DATA
CLK_REQ#
ICH_SYNC#
CL_CLK
TEST_1
TEST_2
20K_0402_5%
1
For Crestli ne: 20ohm
M_CLK_DD R0
AV29
M_CLK_DD R1
BB23
M_CLK_DD R2
BA25
M_CLK_DD R3
AV23
M_CLK_DDR#0
AW30
M_CLK_DDR#1
BA23
M_CLK_DDR#2
AW25
M_CLK_DDR#3
AW23
DDR_CKE 0_DIMMA
BE29
DDR_CKE 1_DIMMA
AY32
DDR_CKE 2_DIMMB
BD39
DDR_CKE 3_DIMMB
BG37
DDR_C S0_DIMMA#
BG20
DDR_C S1_DIMMA#
BK16
DDR_C S2_DIMMB#
BG16
DDR_C S3_DIMMB#
BE13
M_ODT0
BH18
M_ODT1
BJ15
M_ODT2
BJ14
M_ODT3
BE16
SMRCOMP
BL15
SMRCOMP#
BK14
SMRCOMP_VOH
BK31
SMRCOMP_VOL
BL31
AR49
V_DDR _MCH_REF
AW4
CLK_M CH_DREFCLK
B42
CLK_M CH_DREFCLK#
C42
MCH_ SSCDREFCLK
H48
MCH_ SSCDREFCLK#
H47
CLK_MCH_3GPLL
K44
CLK_MCH_3GPLL#
K45
AN47
DMI_TXN1
AJ38
DMI_TXN2
AN42
DMI_TXN3
AN46
DMI_TXP0
AM47
DMI_TXP1
AJ39
DMI_TXP2
AN41
DMI_TXP3
AN45
DMI_RXN0
AJ46
DMI_RXN1
AJ41
DMI_RXN2
AM40
DMI_RXN3
AM44
DMI_RXP0
AJ47
DMI_RXP1
AJ42
DMI_RXP2
AM39
DMI_RXP3
AM43
E35
A39
C38
B39
E36
CL_CLK0
AM49
CL_DATA0
AK50
M_PWROK
AT43
CL_RST#
AN49
CL_VRE F CL_VRE F
AM50
H35
K36
CLKREQ#_B
G39
MCH _ICH_SYNC #
G40
A37
R32
12
12
R48
R49
0_0402_5%
Title
CRESTLINE(1/6)-AGTL+/DMI/DDR2
Size Doc ument Number Re v
Cus tom
LA-3821P
Date: Sheet of
For Calero: 8 0.6ohm
M_CLK_DD R0 13
M_CLK_DD R1 13
M_CLK_DD R2 14
M_CLK_DD R3 14
M_CLK_DD R#0 13
M_CLK_DD R#1 13
M_CLK_DD R#2 14
M_CLK_DD R#3 14
DDR_CKE 0_DIMMA 13
DDR_CKE 1_DIMMA 13
DDR_CKE 2_DIMMB 14
DDR_CKE 3_DIMMB 14
DDR_CS0_D IMMA# 13
DDR_CS1_D IMMA# 13
DDR_CS2_D IMMB# 14
DDR_CS3_D IMMB# 14
M_ODT0 13
M_ODT1 13
M_ODT2 14
M_ODT3 14
CLK_M CH_DREFCLK 15
CLK_M CH_DREFCLK# 15
MCH_ SSCDREFCLK 15
MCH_ SSCDREFCLK# 15
CLK_MCH_3GPLL 15
CLK_MCH_3GPLL# 15
DMI_TXN0 20
DMI_TXN1 20
DMI_TXN2 20
DMI_TXN3 20
DMI_TXP0 20
DMI_TXP1 20
DMI_TXP2 20
DMI_TXP3 20
DMI_RXN0 20
DMI_RXN1 20
DMI_RXN2 20
DMI_RXN3 20
DMI_RXP0 20
DMI_RXP1 20
DMI_RXP2 20
DMI_RXP3 20
T17
T18
T19
T20
T21
CL_CLK0 20
CL_DATA0 20
M_PWROK 20,32
CL_RST# 20
0.1U_0402_16V4Z
CLKREQ#_B 15
MCH _ICH_SYNC # 20
20_0402_1%
R35
R36 20_0402_1%
+1.25VM_AXD
1
C58
2
Compal Electronics, Inc.
1
12
12
12
12
7 43Tues day, July 31, 2007
+1.8V
R42
1K_0402_1%
R43
392_0402_1%
0.3
5
D D
DDR_ A_D[0..63 ]13
C C
B B
DDR_A _D0
DDR_A _D1
DDR_A _D2
DDR_A _D3
DDR_A _D4
DDR_A _D5
DDR_A _D6
DDR_A _D7
DDR_A _D8
DDR_A _D9
DDR_A _D10
DDR_A _D11
DDR_A _D12
DDR_A _D13
DDR_A _D14
DDR_A _D15
DDR_A _D16
DDR_A _D17
DDR_A _D18
DDR_A _D19
DDR_A _D20
DDR_A _D21
DDR_A _D22
DDR_A _D23
DDR_A _D24
DDR_A _D25
DDR_A _D26
DDR_A _D27
DDR_A _D28
DDR_A _D29
DDR_A _D30
DDR_A _D31
DDR_A _D32
DDR_A _D33
DDR_A _D34
DDR_A _D35
DDR_A _D36
DDR_A _D37
DDR_A _D38
DDR_A _D39
DDR_A _D40
DDR_A _D41
DDR_A _D42
DDR_A _D43
DDR_A _D44
DDR_A _D45
DDR_A _D46
DDR_A _D47
DDR_A _D48
DDR_A _D49
DDR_A _D50
DDR_A _D51
DDR_A _D52
DDR_A _D53
DDR_A _D54
DDR_A _D55
DDR_A _D56
DDR_A _D57
DDR_A _D58
DDR_A _D59
DDR_A _D60
DDR_A _D61
DDR_A _D62
DDR_A _D63
AR43
AW44
BA45
AY46
AR41
AR45
AT42
AW47
BB45
BF48
BG47
BJ45
BB47
BG50
BH49
BE45
AW43
BE44
BG42
BE40
BF44
BH45
BG40
BF40
AR40
AW40
AT39
AW36
AW41
AY41
AV38
AT38
AV13
AT13
AW11
AV11
AU15
AT11
BA13
BA11
BE10
BD10
BD8
AY9
BG10
AW9
BD7
BB9
BB5
AY7
AT5
AT7
AY6
BB7
AR5
AR8
AR9
AN3
AM8
AN10
AT9
AN9
AM9
AN11
U3D
SA_DQ_0
SA_DQ_1
SA_DQ_2
SA_DQ_3
SA_DQ_4
SA_DQ_5
SA_DQ_6
SA_DQ_7
SA_DQ_8
SA_DQ_9
SA_DQ_10
SA_DQ_11
SA_DQ_12
SA_DQ_13
SA_DQ_14
SA_DQ_15
SA_DQ_16
SA_DQ_17
SA_DQ_18
SA_DQ_19
SA_DQ_20
SA_DQ_21
SA_DQ_22
SA_DQ_23
SA_DQ_24
SA_DQ_25
SA_DQ_26
SA_DQ_27
SA_DQ_28
SA_DQ_29
SA_DQ_30
SA_DQ_31
SA_DQ_32
SA_DQ_33
SA_DQ_34
SA_DQ_35
SA_DQ_36
SA_DQ_37
SA_DQ_38
SA_DQ_39
SA_DQ_40
SA_DQ_41
SA_DQ_42
SA_DQ_43
SA_DQ_44
SA_DQ_45
SA_DQ_46
SA_DQ_47
SA_DQ_48
SA_DQ_49
SA_DQ_50
SA_DQ_51
SA_DQ_52
SA_DQ_53
SA_DQ_54
SA_DQ_55
SA_DQ_56
SA_DQ_57
SA_DQ_58
SA_DQ_59
SA_DQ_60
SA_DQ_61
SA_DQ_62
SA_DQ_63
CRES TLINE_1p0
DDR SYSTEM MEMORY A
SA_BS_0
SA_BS_1
SA_BS_2
SA_CAS#
SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7
SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7
SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_RAS#
SA_RCVEN#
SA_WE#
4
DDR_A_BS 0
BB19
BK19
BF29
BL17
AT45
BD44
BD42
AW38
AW13
BG8
AY5
AN6
AT46
BE48
BB43
BC37
BB16
BH6
BB2
AP3
AT47
BD47
BC41
BA37
BA16
BH7
BC1
AP2
BJ19
BD20
BK27
BH28
BL24
BK28
BJ27
BJ25
BL28
BA28
BC19
BE28
BG30
BJ16
BE18
AY20
BA19
DDR_A_BS 1
DDR_A_BS 2
DDR_A _CAS#
DDR_A_DM 0
DDR_A_DM 1
DDR_A_DM 2
DDR_A_DM 3
DDR_A_DM 4
DDR_A_DM 5
DDR_A_DM 6
DDR_A_DM 7
DDR_A _DQS0
DDR_A _DQS1
DDR_A _DQS2
DDR_A _DQS4
DDR_A _DQS5
DDR_A _DQS6
DDR_A _DQS7
DDR_A _DQS#0
DDR_A _DQS#1
DDR_A _DQS#2
DDR_A _DQS#3
DDR_A _DQS#4
DDR_A _DQS#5
DDR_A _DQS#6
DDR_A _DQS#7
DDR_A_MA0
DDR_A_MA1
DDR_A_MA2
DDR_A_MA3
DDR_A_MA4
DDR_A_MA5
DDR_A_MA6
DDR_A_MA7
DDR_A_MA8
DDR_A_MA9
DDR_A_MA10
DDR_A_MA11
DDR_A_MA12
DDR_A_MA13
DDR_A _RAS#
SA_RCVEN #
DDR_A_W E#
DDR_A_BS 0 13
DDR_A_BS 1 13
DDR_A_BS 2 13
DDR_A _CAS# 13 DDR_B _CAS# 14
DDR_A _DM[0..7] 13
DDR_ A_DQS[0.. 7] 13
DDR_A _DQS#[0.. 7] 13
DDR_A _MA[0..13] 13
DDR_A _RAS# 13
T23
DDR_A_W E# 13
3
DDR_ B_D[0..63 ]14
DDR_B _D0
DDR_B _D1
DDR_B _D2
DDR_B _D3
DDR_B _D4
DDR_B _D5
DDR_B _D6
DDR_B _D7
DDR_B _D8
DDR_B _D9
DDR_B _D10
DDR_B _D11
DDR_B _D12
DDR_B _D13
DDR_B _D14
DDR_B _D15
DDR_B _D16
DDR_B _D17
DDR_B _D18DDR_A _DQS3
DDR_B _D19
DDR_B _D20
DDR_B _D21
DDR_B _D22
DDR_B _D23
DDR_B _D24
DDR_B _D25
DDR_B _D26
DDR_B _D27
DDR_B _D28
DDR_B _D29
DDR_B _D30
DDR_B _D31
DDR_B _D32
DDR_B _D33
DDR_B _D34
DDR_B _D35
DDR_B _D36
DDR_B _D37
DDR_B _D38
DDR_B _D39
DDR_B _D40
DDR_B _D41
DDR_B _D43
DDR_B _D44
DDR_B _D45
DDR_B _D46
DDR_B _D47
DDR_B _D48
DDR_B _D49
DDR_B _D50
DDR_B _D51
DDR_B _D52
DDR_B _D53
DDR_B _D54
DDR_B _D55
DDR_B _D56
DDR_B _D57
DDR_B _D58
DDR_B _D59
DDR_B _D60
DDR_B _D61
DDR_B _D62
DDR_B _D63
AP49
AR51
AW50
AW51
AN51
AN50
AV50
AV49
BA50
BB50
BA49
BE50
BA51
AY49
BF50
BF49
BJ50
BJ44
BJ43
BL43
BK47
BK49
BK43
BK42
BJ41
BL41
BJ37
BJ36
BK41
BJ40
BL35
BK37
BK13
BE11
BK11
BC11
BC13
BE12
BC12
BG12
BJ10
BK10
BL9
BK5
BL5
BK9
BJ8
BJ6
BF4
BH5
BG1
BC2
BK3
BE4
BD3
BJ2
BA3
BB3
AR1
AT3
AY2
AY3
AU2
AT2
2
U3E
SB_DQ_0
SB_DQ_1
SB_DQ_2
SB_DQ_3
SB_DQ_4
SB_DQ_5
SB_DQ_6
SB_DQ_7
SB_DQ_8
SB_DQ_9
SB_DQ_10
SB_DQ_11
SB_DQ_12
SB_DQ_13
SB_DQ_14
SB_DQ_15
SB_DQ_16
SB_DQ_17
SB_DQ_18
SB_DQ_19
SB_DQ_20
SB_DQ_21
SB_DQ_22
SB_DQ_23
SB_DQ_24
SB_DQ_25
SB_DQ_26
SB_DQ_27
SB_DQ_28
SB_DQ_29
SB_DQ_30
SB_DQ_31
SB_DQ_32
SB_DQ_33
SB_DQ_34
SB_DQ_35
SB_DQ_36
SB_DQ_37
SB_DQ_38
SB_DQ_39
SB_DQ_40
SB_DQ_41
SB_DQ_42
SB_DQ_43
SB_DQ_44
SB_DQ_45
SB_DQ_46
SB_DQ_47
SB_DQ_48
SB_DQ_49
SB_DQ_50
SB_DQ_51
SB_DQ_52
SB_DQ_53
SB_DQ_54
SB_DQ_55
SB_DQ_56
SB_DQ_57
SB_DQ_58
SB_DQ_59
SB_DQ_60
SB_DQ_61
SB_DQ_62
SB_DQ_63
CRES TLINE_1p0
1
DDR_B_BS0
AY17
SB_BS_0
SB_BS_1
SB_BS_2
SB_CAS#
SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7
SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7
SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_RAS#
SB_RCVEN#
SB_WE#
DDR SYSTEM MEMORY B
BG18
BG36
BE17
AR50
BD49
BK45
BL39
BH12
BJ7
BF3
AW2
AT50
BD50
BK46
BK39
BJ12
BL7
BE2
AV2
AU50
BC50
BL45
BK38
BK12
BK7
BF2
AV3
BC18
BG28
BG25
AW17
BF25
BE25
BA29
BC28
AY28
BD37
BG17
BE37
BA39
BG13
AV16
AY18
BC17
DDR_B_BS 1
DDR_B_BS 2
DDR_B _CAS#
DDR_B_DM 0
DDR_B_DM 1
DDR_B_DM 2
DDR_B_DM 3
DDR_B_DM 4
DDR_B_DM 5
DDR_B_DM 6
DDR_B_DM 7
DDR_B _DQS0
DDR_B _DQS1
DDR_B _DQS2
DDR_B _DQS3
DDR_B _DQS4
DDR_B _DQS5
DDR_B _DQS6
DDR_B _DQS7
DDR_B _DQS#0
DDR_B _DQS#1
DDR_B _DQS#2
DDR_B _DQS#3
DDR_B _DQS#4
DDR_B _DQS#5
DDR_B _DQS#6
DDR_B _DQS#7
DDR_B_MA0
DDR_B_MA1
DDR_B_MA2
DDR_B_MA3
DDR_B_MA4
DDR_B_MA5
DDR_B_MA6
DDR_B_MA7
DDR_B_MA8
DDR_B_MA9
DDR_B_MA10DDR_B _D42
DDR_B_MA11
DDR_B_MA12
DDR_B_MA13
DDR_B _RAS#
SB_RCVEN #
DDR_B_W E#
DDR_B _RAS# 14
T22
DDR_B_W E# 14
DDR_B_BS 0 14
DDR_B_BS 1 14
DDR_B_BS 2 14
DDR_B _DM[0..7] 14
DDR_ B_DQS[0.. 7] 14
DDR_B _DQS#[0.. 7] 14
DDR_B _MA[0..13] 14
A A
Secur ity Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2006/02/13 2006/03/10
Compal Secret Data
Deciphered Date
Title
Size Doc ument Number Re v
Cus tom
2
Date: Sheet of
Compal Electronics, Inc.
CRESTLINE((2/6)-DDR2 A/B CH
LA-3821P
8 43Tues day, July 31, 2007
1
0.3
5
4
3
2
1
Strap Pin Table
010 = FSB 800MHz
CFG[2:0] FSB Freq select
D D
ENABLT17,32
+3VS
LCD_C LK17
For Crestli ne:2.4kohm
For Calero: 1 .5Kohm
C C
LCD_DATA17
ENAVD D17
5/03
+3VS
B B
0312 _Add test point.
T49
ENABLT
R54 10K_0402_5%
1 2
R55 10K_0402_5%
1 2
LCD_C LK
LCD_DATA
ENAVDD
12
R56 2.4K_0402_1%
LVDSAC-17
LVDSAC+17
LVDSA0-17
LVDSA1-17
LVDSA2-17
LVDSA0+17
LVDSA1+17
LVDSA2+17
R247 150_0402_5%
R355 150_0402_5%
R358 150_0402_5%
2.2K_0402_5%
R57
1 2
CRT_B16
CRT_G16
CRT_R16
3VDDC CL16
3VDDC DA16
CRT _HSYNC16
CRT_V SYNC16
BKLT_CTRL
LVDSACÂLVDSAC+
LVDSA0ÂLVDSA1ÂLVDSA2-
LVDSA0+
LVDSA1+
LVDSA2+
12
12
12
CRT_B
CRT_G
CRT_R
3VDDC CL
3VDDC DA
CR T_HSYNC
CRT_V SYNC
1.3K_0402_1%
12
R58
U3C
J40
L_BKLT_CTRL
H39
L_BKLT_EN
E39
L_CTRL_CLK
E40
L_CTRL_DATA
C37
L_DDC_CLK
D35
L_DDC_DATA
K40
L_VDD_EN
L41
LVDS_IBG
L43
LVDS_VBG
N41
LVDS_VREFH
N40
LVDS_VREFL
D46
LVDSA_CLK#
C45
LVDSA_CLK
D44
LVDSB_CLK#
E42
LVDSB_CLK
G51
LVDSA_DATA#_0
E51
LVDSA_DATA#_1
F49
LVDSA_DATA#_2
G50
LVDSA_DATA_0
E50
LVDSA_DATA_1
F48
LVDSA_DATA_2
G44
LVDSB_DATA#_0
B47
LVDSB_DATA#_1
B45
LVDSB_DATA#_2
E44
LVDSB_DATA_0
A47
LVDSB_DATA_1
A45
LVDSB_DATA_2
E27
TVA_DAC
G27
TVB_DAC
K27
TVC_DAC
F27
TVA_RTN
J27
TVB_RTN
L27
TVC_RTN
M35
TV_DCONSEL_0
P33
TV_DCONSEL_1
H32
CRT_BLUE
G32
CRT_BLUE#
K29
CRT_GREEN
J29
CRT_GREEN#
F29
CRT_RED
E29
CRT_RED#
K33
CRT_DDC_CLK
G35
CRT_DDC_DATA
F33
CRT_HSYNC
C32
CRT_TVO_IREF
E33
CRT_VSYNC
CRES TLINE_1p0
R53
PEGCOMP
PEG_RX#_0
PEG_RX#_1
PEG_RX#_2
PEG_RX#_3
PEG_RX#_4
PEG_RX#_5
PEG_RX#_6
PEG_RX#_7
PEG_RX#_8
PEG_RX#_9
PEG_RX_0
PEG_RX_1
PEG_RX_2
PEG_RX_3
PEG_RX_4
PEG_RX_5
PEG_RX_6
PEG_RX_7
PEG_RX_8
PEG_RX_9
PEG_RX_10
PEG_RX_11
PEG_RX_12
PEG_RX_13
PEG_RX_14
PEG_RX_15
PEG_TX#_0
PEG_TX#_1
PEG_TX#_2
PEG_TX#_3
PEG_TX#_4
PEG_TX#_5
PEG_TX#_6
PEG_TX#_7
PEG_TX#_8
PEG_TX#_9
PEG_TX_0
PEG_TX_1
PEG_TX_2
PEG_TX_3
PEG_TX_4
PEG_TX_5
PEG_TX_6
PEG_TX_7
PEG_TX_8
PEG_TX_9
PEG_TX_10
PEG_TX_11
PEG_TX_12
PEG_TX_13
PEG_TX_14
PEG_TX_15
N43
M43
J51
L51
N47
T45
T50
U40
Y44
Y40
AB51
W49
AD44
AD40
AG46
AH49
AG45
AG41
J50
L50
M47
U44
T49
T41
W45
W41
AB50
Y48
AC45
AC41
AH47
AG49
AH45
AG42
N45
U39
U47
N51
R50
T42
Y43
W46
W38
AD39
AC46
AC49
AC42
AH39
AE49
AH44
M45
T38
T46
N50
R51
U43
W42
Y47
Y39
AC38
AD47
AC50
AD43
AG39
AE50
AH43
PEG_COMPI
PEG_COMPO
LVDS
PEG_RX#_10
PEG_RX#_11
PEG_RX#_12
PEG_RX#_13
PEG_RX#_14
PEG_RX#_15
TV VGA
PEG_TX#_10
PCI-EXPRESS GRAPHICS
PEG_TX#_11
PEG_TX#_12
PEG_TX#_13
PEG_TX#_14
PEG_TX#_15
24.9_0402_1%
1 2
PE GC OMP tra ce wi dth
and sp aci ng is 20 /25 m ils.
+VCCP
CFG5 (DMI select)
CFG6
CFG7 (CPU Strap)
CFG8 (Low power PCIE)
CFG9
(PCIE Graphics Lane Reversal)
CFG[11:10]
CFG[13:12] (XOR/ALLZ)
CFG16 (FSB Dynamic ODT)
SDVO_CTRLDATA
CFG19 (DMI Lane Reversal)
CFG20 (PCIE/SDVO concurrent)
CFG[17 :3] hav e internal pull up
CFG[19 :18] ha ve internal pull down
011 = FSB 667MHz
Others = Reserved
0 = DMI x 2
1 = DMI x 4
*
Reserved
0 = Reserved
1 = Mobile CPU
*
0 = Normal mode
1 = Low Power mode
*
0 = Reverse Lane
1 = Normal Operation
*
Reserved
00 = Reserved
01 = XOR Mode Enabled
10 = All Z Mode Enabled
11 = Normal Operation
(Default)
*
ReservedCFG[15:14]
0 = Disabled
1 = Enabled
*
ReservedCFG[18:17]
0 = No SDVO Device Present
1 = SDVO Device Present
0 = Normal Operation
(Lane number in Order)
*
*
1 = Reverse Lane
0 = Only PCIE or SDVO is operational.
1 = PCIE/SDVO are operating simu.
*
For Crestli ne:1.3kohm
For Calero: 2 55ohm
A A
Secur ity Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2006/02/13 2006/03/10
Compal Secret Data
Deciphered Date
Title
Size Doc ument Number Re v
Cus tom
2
Date: Sheet of
Compal Electronics, Inc.
CRESTLINE((3/6)-VGA/LVDS/TV
LA-3821P
9 43Tues day, July 31, 2007
1
0.3
+3VS_DAC_BG
0.022U_0402_16V7K
1
C63
2
BLM18PG181SN1D_0603
0.1U_0402 _16V4Z
C508
1U_0603_10V4Z
1
1
2
2
C64
5
R60
+3VS
+3VS
12
7/2 5
D D
+3VS_DAC_CRT
C C
0.022U_0402_16V7K
C71
+1.25VS
BLM18PG181SN1D_0603
1
1
C72
2
2
220U_6.3V_M
0.1U_0402_16V4Z
0_0603_5%
+3VS
C88
R72
+1.5VS_TV DAC
+3VS
12
R63
R67
0_0603_5%
0.1U_0402_16V 4Z
R69
1 2
0_0805_5%
1
+
10U_0805_10V4Z
2
+1.25VM_A_SM_CK
12
1U_0603_10V4Z
C97
1
2
+3VS_PEG_BG
C83
1
2
C98
1
2
+1.8V_TXLVDS
12
C89
4.7U_0805_10 V4Z
100mA
10U_0805_10V4Z
R450
0_0603_5%
Res erv re sister 4/20
+3VS_TVDACC
B B
0.022U_0402_16V7K
C109
+3VS_TVDACA
0.022U_0402_16V7K
C113
A A
+3VS_TVDACB
0.022U_0402_16V7K
C119
1
C110
2
1
C114
2
1
C120
2
BLM18PG181SN1D_0603
0.1U_0402_16V4Z
1
2
BLM18PG181SN1D_0603
0.1U_0402_16V4Z
1
2
BLM18PG181SN1D_0603
0.1U_0402 _16V4Z
1
2
5
+3VS
12
R75
+3VS
12
R79
+3VS
12
R81
1
2
C99
R59
0_0603_5%
10mA
5mA
+1.25VM_A_SM
C90
1U_0603_10V4Z
1
2
12
+1.25VS_PEGPLL
VCC SYNC
10mA
12
1
C62
2
+3VS_DA C_CRT
+3VS_DAC_BG
+1.25VS_DPLLA
+1.25VS_DPLLB
+1.25VM_HPLL
+1.25VM_MPLL
1000P_0402_50V7K
1
C80
2
+1.25VS_PEGPLL
950mA
1
2
1U_0603_10V4Z
0.1U_0402 _16V4Z
C100
1
+3VS_TVDACA
+3VS_TVDACB
2
+3VS_TVDACC
+1.5VS_TV DAC_R
+1.5VS_Q DAC
+1.25VM_HPLL
+1.8V_LVDS
+1.5VS_QDA C
0.022U_0402_16V7K
C111
+1.8V_LVDS
10U_0805_10V4Z
C117
0.1U_0402 _16V4Z
80mA
80mA
50mA
150mA
1
C91
2
40mA
40mA
40mA
250mA
100mA
150mA
1
2
1
2
75mA
C112
1U_0603_10V4Z
80mA
5mA
20 mils
5mA
1
2
C118
1
2
0.1U_0402 _16V4Z
50mA
25mA
J32
A33
B33
A30
B32
B49
H49
AL2
AM2
A41
B41
K50
K49
U51
AW18
AV19
AU19
AU18
AU17
AT22
AT21
AT19
AT18
AT17
AR17
AR16
BC29
BB29
C25
B25
C27
B27
B28
A28
M32
L29
N28
AN2
U48
J41
H42
R78
100_0603_1%
R82
0_0603_5%
4
U3 H
VCCSYNC
VCCA_CRT_DAC_1
VCCA_CRT_DAC_2
VCCA_DAC_BG
VSSA_DAC_BG
VCCA_DPLLA
VCCA_DPLLB
VCCA_HPLL
VCCA_MPLL
VCCA_LVDS
VSSA_LVDS
VCCA_PEG_BG
VSSA_PEG_BG
VCCA_PEG_PLL
VCCA_SM_1
VCCA_SM_2
VCCA_SM_3
VCCA_SM_4
VCCA_SM_5
VCCA_SM_7
VCCA_SM_8
VCCA_SM_9
VCCA_SM_10
VCCA_SM_11
VCCA_SM_NCTF_1
VCCA_SM_NCTF_2
VCCA_SM_CK_1
VCCA_SM_CK_2
VCCA_TVA_DAC_1
VCCA_TVA_DAC_2
VCCA_TVB_DAC_1
VCCA_TVB_DAC_2
VCCA_TVC_DAC_1
VCCA_TVC_DAC_2
VCCD_CRT
VCCD_TVDAC
VCCD_QDAC
VCCD_HPLL
VCCD_PEG_PLL
VCCD_LVDS_1
VCCD_LVDS_2
CRESTLINE _1p0
+1.5VS
12
12
4
CRTPLLA PEGA SMTV
POWER
A CK A LVDS
D TV/CRTLVDS
+1.8V
VTT_1
VTT_2
VTT_3
VTT_4
VTT_5
VTT_6
VTT_7
VTT_8
VTT_9
VTT_10
VTT_11
VTT_12
VTT_13
VTT
VTT_14
VTT_15
VTT_16
VTT_17
VTT_18
VTT_19
VTT_20
VTT_21
VTT_22
VCC_AXD_1
VCC_AXD_2
VCC_AXD_3
VCC_AXD_4
VCC_AXD_5
AXD
VCC_AXD_6
VCC_AXD_NCTF
VCC_AXF_1
VCC_AXF_2
VCC_AXF_3
AXF
VCC_DMI
VCC_SM_CK_1
VCC_SM_CK_2
VCC_SM_CK_3
VCC_SM_CK_4
SM CK
VCC_TX_LVDS
VCC_HV_1
VCC_HV_2
HV
VCC_PEG_1
VCC_PEG_2
VCC_PEG_3
VCC_PEG_4
PEG
VCC_PEG_5
VCC_RXR_DMI_1
VCC_RXR_DMI_2
DMI
VTTLF1
VTTLF2
VTTLF3
VTTLF
1000P_0402_50V7K
3
+VCCP
850mA
350mA
100mA
120mA
100mA
1200mA
330U_D2E_2. 5VM_R7
C69
C73
+1.25VM_AXD
200mA
1U_0603_10V4Z
1
2
+V1.25VS_AXF
+1.25VS_DMI
+1.8V_SM_CK
+1.8V_TXLVDS
1450mA
+VCC_PEG
1
2
1
2
+
C81
100mA
4.7U_0805_10V4Z
1
C70
2
2.2U_0805 _16V4Z
4.7U_0805 _10V4Z
0.47U_0603_10V7K
C82
1
C74
2
10U_0805_10V4Z
1
2
+3VS_HV
C101
C75
R66
1 2
0_0805_5%
0.1U_0402 _16V4Z
1
2
1
2
+1.25VS
250mA
20mils
0.47U_0603_10V7K
0.47U_0603_10V7K
C107
C106
1
2
1
C116
10U_0805_10V4Z
2
020 8_C han ge C 117 va lue fr om 2 20u F to 10uF.
Issued Date
1
2
0_0603_5%
3
0.47U_0603_10V7K
C108
1
2
R80
12
+1.8V
2006/02/13 2006/03/10
Compal Secret Data
U13
U12
U11
U9
U8
U7
U5
U3
U2
U1
T13
T11
T10
T9
T7
T6
T5
T3
T2
R3
R2
R1
AT23
AU28
AU24
AT29
AT25
AT30
AR29
B23
B21
A21
AJ50
BK24
BK23
BJ24
BJ23
A43
C40
B40
AD51
W50
W51
V49
V50
AH50
AH51
A7
F2
AH1
+1.8V_TXLVDS
1
C115
2
Security Classification
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
+1.25VS_DPLLB
0.1U_0402_16V4Z
+1.25VS_DMI
+1.25VS_PEGPLL
+1.25VS_DP LLA
150U_B_6.3VM_R40M
1
+
C92
@
2
Deciphered Date
10U_0805_10V4Z
C65
1
2
1 2
0.1U_0402 _16V4Z
C79
1
2
0.1U_0402 _16V4Z
C84
1
2
C93
1
2
0.1U_0402_16V 4Z
+VCC_PEG
220U_6.3V_M
1
C102
+
2
2
R61
1 2
10U_FLC-453232-1 00K_0.25A_10%
C66
1
2
+1.25VS
R64
0_0603_5%
BLM18PG121SN1D_0 603
10U_0805_10V4Z
C85
1
2
10U_0805_10V4Z
C94
1
2
C103
1
2
2
+1.25VS
+1.25VS
L1
12
R70
1 2
10U_FLC-453232-1 00K_0.25A_10%
10U_0805_10V4Z
R73
0_0805_5%
+VCCP
+3VS
+1.25VS
12
2 1
1
+V1.25VS_AXF
10U_0805_10V4Z
1U_0603_10V4Z
C67
1
2
+1.8V_SM_CK
10U_0805_10V4Z
10U_0805_10V4Z
C76
1
2
0.1U_0402_16 V4Z
+VCCP
0.1U_0402_16 V4Z
+VCCP_ D
D3
CH751H-40PT_SOD 323-2
Title
Size Documen t Number Re v
Cust om
LA -3 82 1P
Date : Sheet of
C77
1
2
+1.5VS_TVDAC
0.022U_0402_16V7K
1
C86
2
+1.25VM_HPLL
1
C95
2
+1.25VM_MPLL
1
C104
2
R76
12
10_0402_5%
Compal Electronics, Inc.
CRESTLINE(4/6)-PWR
0.1U_0402 _16V4Z
0.1U_0402_16V4Z
1
C87
2
MBK2012121YZF _0805
1
C96
10U_0805_10V4Z
2
MBK2012121YZF _0805
1
C105
10U_0805_10V4Z
2
R77
0_0402_5%
1
C68
1
2
1 2
C78
1
2
1 2
R71
R74
12
1 2
R65
0_0805_5%
R68
0_0805_5%
12
+1.25VS
12
10 43Tu esd ay, J ul y 3 1, 20 07
R62
0_0603_5%
+1.25VS
+3VS_HV
+1.25VS
+1.8V
+1.5VS
0.3
5
4
3
2
1
+VCCP
VCC=1260mA
D D
0.22U_0603_10V7K
0.22U_0402_10V4 Z
220U_D2_2.5VM
C C
B B
10U_0805_10V4Z
1
+
C124
2
0.22U_0402_10V4 Z
C140
1
2
C126
C125
1
2
0.22U_0402_10V4 Z
C141
1
2
1
1
2
2
+VCCP
10U_0805_10V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
C142
1
1
2
2
+VCCP
VCC=1260mA
0.1U_0402_16V4Z
C127
C128
1
2
VCC_AXM=970mA
10U_0805_10V4Z
C134
C133
1
1
2
2
0.1U_0402_16V4Z
C143
C144
1
2
AB33
AB36
AB37
AC33
AC35
AC36
AD35
AD36
AF33
AF36
AH33
AH35
AH36
AH37
AJ33
AJ35
AK33
AK35
AK36
AK37
AD33
AJ36
AM35
AL33
AL35
AA33
AA35
AA36
AP35
AP36
AR35
AR36
AL24
AL26
AL28
AM26
AM28
AM29
AM31
AM32
AM33
AP29
AP31
AP32
AP33
AL29
AL31
AL32
AR31
AR32
AR33
Y32
Y33
Y35
Y36
Y37
T30
T34
T35
U29
U31
U32
U33
U35
U36
V32
V33
V36
V37
U3F
CRES TLINE_1p0
VCC_NCTF_1
VCC_NCTF_2
VCC_NCTF_3
VCC_NCTF_4
VCC_NCTF_5
VCC_NCTF_6
VCC_NCTF_7
VCC_NCTF_8
VCC_NCTF_9
VCC_NCTF_10
VCC_NCTF_11
VCC_NCTF_12
VCC_NCTF_13
VCC_NCTF_14
VCC_NCTF_15
VCC_NCTF_16
VCC_NCTF_17
VCC_NCTF_18
VCC_NCTF_19
VCC_NCTF_20
VCC_NCTF_21
VCC_NCTF_22
VCC_NCTF_23
VCC_NCTF_24
VCC_NCTF_25
VCC_NCTF_26
VCC_NCTF_27
VCC_NCTF_28
VCC_NCTF_29
VCC_NCTF_30
VCC_NCTF_31
VCC_NCTF_32
VCC_NCTF_33
VCC_NCTF_34
VCC_NCTF_35
VCC_NCTF_36
VCC_NCTF_37
VCC_NCTF_38
VCC_NCTF_39
VCC_NCTF_40
VCC_NCTF_41
VCC_NCTF_42
VCC_NCTF_43
VCC_NCTF_44
VCC_NCTF_45
VCC_NCTF_46
VCC_NCTF_47
VCC_NCTF_48
VCC_NCTF_49
VCC_NCTF_50
VCC_AXM_NCTF_1
VCC_AXM_NCTF_2
VCC_AXM_NCTF_3
VCC_AXM_NCTF_4
VCC_AXM_NCTF_5
VCC_AXM_NCTF_6
VCC_AXM_NCTF_7
VCC_AXM_NCTF_8
VCC_AXM_NCTF_9
VCC_AXM_NCTF_10
VCC_AXM_NCTF_11
VCC_AXM_NCTF_12
VCC_AXM_NCTF_13
VCC_AXM_NCTF_14
VCC_AXM_NCTF_15
VCC_AXM_NCTF_16
VCC_AXM_NCTF_17
VCC_AXM_NCTF_18
VCC_AXM_NCTF_19
VCC NCTF
POWER
VCC AXM NCTF
VSS_NCTF_1
VSS_NCTF_2
VSS_NCTF_3
VSS_NCTF_4
VSS_NCTF_5
VSS_NCTF_6
VSS_NCTF_7
VSS_NCTF_8
VSS_NCTF_9
VSS_NCTF_10
VSS_NCTF_11
VSS_NCTF_12
VSS_NCTF_13
VSS_NCTF_14
VSS_NCTF_15
VSS NCTF
VSS_NCTF_16
VSS_NCTF_17
VSS_NCTF_18
VSS_NCTF_19
VSS_NCTF_20
VSS_NCTF_21
VSS_SCB1
VSS_SCB2
VSS_SCB3
VSS_SCB4
VSS_SCB5
VSS_SCB6
VSS SCBVCC AXM
VCC_AXM_1
VCC_AXM_2
VCC_AXM_3
VCC_AXM_4
VCC_AXM_5
VCC_AXM_6
VCC_AXM_7
T27
T37
U24
U28
V31
V35
AA19
AB17
AB35
AD19
AD37
AF17
AF35
AK17
AM17
AM24
AP26
AP28
AR15
AR19
AR28
A3
B2
C1
BL1
BL51
A51
AT33
AT31
AK29
AK24
AK23
AJ26
AJ23
VCC_AXM=970mA
+VCCP
C136
1U_0603_10V4Z
+1.8V
C129
330U_4V_M
1
C135
2
330U_D2E_2.5VM _R7
3720mA
10U_0805_10V4Z
1
+
C137
2
10U_0805_10V4Z
1
+
2
1
C138
2
10U_0805_10V4Z
10U_0805_10V4Z
C130
C131
1
1
2
2
VCC_AXG=7700mA
+VCCP
0.1U_0402_16V4Z
1
C139
2
1 2
0_0603_5%
0.01U_0402_16V7K
2
1
1
2
R83
C132
AT35
AT34
AH28
AC32
AC31
AK32
AJ31
AJ28
AH32
AH31
AH29
AF32
AU32
AU33
AU35
AV33
AW33
AW35
AY35
BA32
BA33
BA35
BB33
BC32
BC33
BC35
BD32
BD35
BE32
BE33
BE35
BF33
BF34
BG32
BG33
BG35
BH32
BH34
BH35
BJ32
BJ33
BJ34
BK32
BK33
BK34
BK35
BL33
AU30
W13
W14
AA20
AA23
AA26
AA28
AB21
AB24
AB29
AC20
AC21
AC23
AC24
AC26
AC28
AC29
AD20
AD23
AD24
AD28
AF21
AF26
AA31
AH20
AH21
AH23
AH24
AH26
AD31
AJ20
AN14
R30
R20
T14
Y12
U3G
VCC_1
VCC_2
VCC_3
VCC_5
VCC_4
VCC_6
VCC_7
VCC_8
VCC_9
VCC_10
VCC_11
VCC_12
VCC_13
VCC_SM_1
VCC_SM_2
VCC_SM_3
VCC_SM_4
VCC_SM_5
VCC_SM_6
VCC_SM_7
VCC_SM_8
VCC_SM_9
VCC_SM_10
VCC_SM_11
VCC_SM_12
VCC_SM_13
VCC_SM_14
VCC_SM_15
VCC_SM_16
VCC_SM_17
VCC_SM_18
VCC_SM_19
VCC_SM_20
VCC_SM_21
VCC_SM_22
VCC_SM_23
VCC_SM_24
VCC_SM_25
VCC_SM_26
VCC_SM_27
VCC_SM_28
VCC_SM_29
VCC_SM_30
VCC_SM_31
VCC_SM_32
VCC_SM_33
VCC_SM_34
VCC_SM_35
VCC_SM_36
VCC_AXG_1
VCC_AXG_2
VCC_AXG_3
VCC_AXG_4
VCC_AXG_5
VCC_AXG_6
VCC_AXG_7
VCC_AXG_8
VCC_AXG_9
VCC_AXG_10
VCC_AXG_11
VCC_AXG_12
VCC_AXG_13
VCC_AXG_14
VCC_AXG_15
VCC_AXG_16
VCC_AXG_17
VCC_AXG_18
VCC_AXG_19
VCC_AXG_20
VCC_AXG_21
VCC_AXG_22
VCC_AXG_23
VCC_AXG_24
VCC_AXG_25
VCC_AXG_26
VCC_AXG_27
VCC_AXG_28
VCC_AXG_29
VCC_AXG_30
VCC_AXG_31
VCC_AXG_32
VCC_AXG_33
VCC_AXG_34
VCC CORE
POWER
VCC SMVCC GFX
VCC_AXG_NCTF_1
VCC_AXG_NCTF_2
VCC_AXG_NCTF_3
VCC_AXG_NCTF_4
VCC_AXG_NCTF_5
VCC_AXG_NCTF_6
VCC_AXG_NCTF_7
VCC_AXG_NCTF_8
VCC_AXG_NCTF_9
VCC_AXG_NCTF_10
VCC_AXG_NCTF_11
VCC_AXG_NCTF_12
VCC_AXG_NCTF_13
VCC_AXG_NCTF_14
VCC_AXG_NCTF_15
VCC_AXG_NCTF_16
VCC_AXG_NCTF_17
VCC_AXG_NCTF_18
VCC_AXG_NCTF_19
VCC_AXG_NCTF_20
VCC_AXG_NCTF_21
VCC_AXG_NCTF_22
VCC_AXG_NCTF_23
VCC_AXG_NCTF_24
VCC_AXG_NCTF_25
VCC_AXG_NCTF_26
VCC_AXG_NCTF_27
VCC_AXG_NCTF_28
VCC_AXG_NCTF_29
VCC_AXG_NCTF_30
VCC_AXG_NCTF_31
VCC_AXG_NCTF_32
VCC_AXG_NCTF_33
VCC_AXG_NCTF_34
VCC_AXG_NCTF_35
VCC_AXG_NCTF_36
VCC_AXG_NCTF_37
VCC_AXG_NCTF_38
VCC_AXG_NCTF_39
VCC_AXG_NCTF_40
VCC_AXG_NCTF_41
VCC_AXG_NCTF_42
VCC_AXG_NCTF_43
VCC_AXG_NCTF_44
VCC_AXG_NCTF_45
VCC_AXG_NCTF_46
VCC_AXG_NCTF_47
VCC_AXG_NCTF_48
VCC_AXG_NCTF_49
VCC_AXG_NCTF_50
VCC_AXG_NCTF_51
VCC_AXG_NCTF_52
VCC_AXG_NCTF_53
VCC_AXG_NCTF_54
VCC GFX NCTF
VCC_AXG_NCTF_55
VCC_AXG_NCTF_56
VCC_AXG_NCTF_57
VCC_AXG_NCTF_58
VCC_AXG_NCTF_59
VCC_AXG_NCTF_60
VCC_AXG_NCTF_61
VCC_AXG_NCTF_62
VCC_AXG_NCTF_63
VCC_AXG_NCTF_64
VCC_AXG_NCTF_65
VCC_AXG_NCTF_66
VCC_AXG_NCTF_67
VCC_AXG_NCTF_68
VCC_AXG_NCTF_69
VCC_AXG_NCTF_70
VCC_AXG_NCTF_71
VCC_AXG_NCTF_72
VCC_AXG_NCTF_73
VCC_AXG_NCTF_74
VCC_AXG_NCTF_75
VCC_AXG_NCTF_76
VCC_AXG_NCTF_77
VCC_AXG_NCTF_78
VCC_AXG_NCTF_79
VCC_AXG_NCTF_80
VCC_AXG_NCTF_81
VCC_AXG_NCTF_82
VCC_AXG_NCTF_83
VCC_SM_LF1
VCC_SM_LF2
VCC_SM_LF3
VCC_SM_LF4
VCC_SM_LF5
VCC_SM_LF6
VCC_SM_LF7
VCC SM LF
T17
T18
T19
T21
T22
T23
T25
U15
U16
U17
U19
U20
U21
U23
U26
V16
V17
V19
V20
V21
V23
V24
Y15
Y16
Y17
Y19
Y20
Y21
Y23
Y24
Y26
Y28
Y29
AA16
AA17
AB16
AB19
AC16
AC17
AC19
AD15
AD16
AD17
AF16
AF19
AH15
AH16
AH17
AH19
AJ16
AJ17
AJ19
AK16
AK19
AL16
AL17
AL19
AL20
AL21
AL23
AM15
AM16
AM19
AM20
AM21
AM23
AP15
AP16
AP17
AP19
AP20
AP21
AP23
AP24
AR20
AR21
AR23
AR24
AR26
V26
V28
V29
Y31
AW45
BC39
BE39
BD17
BD4
AW8
AT6
+VCCP
VCCSM_LF1
VCCSM_LF2
VCCSM_LF3
VCCSM_LF4
VCCSM_LF5
VCCSM_LF6
VCCSM_LF7
VCC_AXG=7700mA
0.1U_0402_16V4Z
C121
1
2
0.22U_0603_10V7K
C145 0.1U_0402_16V4Z
C146 0.1U_0402_16V4Z
1
1
2
2
C122
1
1
2
C147 0.22U_0603_10V7K
1
1
2
2
C148 0.22U_0603_10V7K
1
2
C123
2
4.7U_0805_10V4Z
C149 0.47U_0603_10V7K
C150 1U_0603_10V4Z
1
1
2
2
C151 1U_0603_10V4Z
A A
CRES TLINE_1p0
Secur ity Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2006/02/13 2006/03/10
Compal Secret Data
Deciphered Date
Title
Size Doc ument Number Re v
Cus tom
2
Date: Sheet of
Compal Electronics, Inc.
CRESTLINE((5/6)-PWR/GND
LA-3821P
1
11 43Tues day, July 3 1, 2007
0.3
5
U3I
A13
VSS_1
A15
VSS_2
A17
VSS_3
A24
VSS_4
AA21
VSS_5
AA24
VSS_6
AA29
VSS_7
AB20
D D
C C
B B
A A
AB23
AB26
AB28
AB31
AC10
AC13
AC39
AC43
AC47
AD21
AD26
AD29
AD41
AD45
AD49
AD50
AE10
AE14
AF20
AF23
AF24
AF31
AG2
AG38
AG43
AG47
AG50
AH40
AH41
AJ11
AJ13
AJ21
AJ24
AJ29
AJ32
AJ43
AJ45
AJ49
AK20
AK21
AK26
AK28
AK31
AK51
AM11
AM13
AM3
AM4
AM41
AM45
AN38
AN39
AN43
AP48
AP50
AR11
AR39
AR44
AR47
AT10
AT14
AT41
AT49
AU23
AU29
AU36
AU49
AU51
AV39
AV48
AW1
AW12
AW16
AC3
AD1
AD3
AD5
AD8
AE6
AH3
AH7
AH9
AL1
AN1
AN5
AN7
AP4
AR2
AR7
AU1
AU3
VSS_8
VSS_9
VSS_10
VSS_11
VSS_12
VSS_13
VSS_14
VSS_15
VSS_16
VSS_17
VSS_18
VSS_19
VSS_20
VSS_21
VSS_22
VSS_23
VSS_24
VSS_25
VSS_26
VSS_27
VSS_28
VSS_29
VSS_30
VSS_31
VSS_32
VSS_33
VSS_34
VSS_35
VSS_36
VSS_37
VSS_38
VSS_39
VSS_40
VSS_41
VSS_42
VSS_43
VSS_44
VSS_45
VSS_46
VSS_47
VSS_48
VSS_49
VSS_50
VSS_51
VSS_52
VSS_53
VSS_54
VSS_55
VSS_56
VSS_57
VSS_58
VSS_59
VSS_60
VSS_61
VSS_62
VSS_63
VSS_64
VSS_65
VSS_66
VSS_67
VSS_68
VSS_69
VSS_70
VSS_71
VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
VSS_77
VSS_78
VSS_79
VSS_80
VSS_81
VSS_82
VSS_83
VSS_84
VSS_85
VSS_86
VSS_87
VSS_88
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
VSS_94
VSS_95
VSS_96
VSS_97
VSS_98
VSS_99
CRES TLINE_1p0
VSS
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
VSS_117
VSS_118
VSS_119
VSS_120
VSS_121
VSS_122
VSS_123
VSS_124
VSS_125
VSS_126
VSS_127
VSS_128
VSS_129
VSS_130
VSS_131
VSS_132
VSS_133
VSS_134
VSS_135
VSS_136
VSS_137
VSS_138
VSS_139
VSS_140
VSS_141
VSS_142
VSS_143
VSS_144
VSS_145
VSS_146
VSS_147
VSS_148
VSS_149
VSS_150
VSS_151
VSS_152
VSS_153
VSS_154
VSS_155
VSS_156
VSS_157
VSS_158
VSS_159
VSS_160
VSS_161
VSS_162
VSS_163
VSS_164
VSS_165
VSS_166
VSS_167
VSS_168
VSS_169
VSS_170
VSS_171
VSS_172
VSS_173
VSS_174
VSS_175
VSS_176
VSS_177
VSS_178
VSS_179
VSS_180
VSS_181
VSS_182
VSS_183
VSS_184
VSS_185
VSS_186
VSS_187
VSS_188
VSS_189
VSS_190
VSS_191
VSS_192
VSS_193
VSS_194
VSS_195
VSS_196
VSS_197
VSS_198
4
AW24
AW29
AW32
AW5
AW7
AY10
AY24
AY37
AY42
AY43
AY45
AY47
AY50
B10
B20
B24
B29
B30
B35
B38
B43
B46
B5
B8
BA1
BA17
BA18
BA2
BA24
BB12
BB25
BB40
BB44
BB49
BB8
BC16
BC24
BC25
BC36
BC40
BC51
BD13
BD2
BD28
BD45
BD48
BD5
BE1
BE19
BE23
BE30
BE42
BE51
BE8
BF12
BF16
BF36
BG19
BG2
BG24
BG29
BG39
BG48
BG5
BG51
BH17
BH30
BH44
BH46
BH8
BJ11
BJ13
BJ38
BJ4
BJ42
BJ46
BK15
BK17
BK25
BK29
BK36
BK40
BK44
BK6
BK8
BL11
BL13
BL19
BL22
BL37
BL47
C12
C16
C19
C28
C29
C33
C36
C41
3
U3J
C46
VSS_199
C50
VSS_200
C7
VSS_201
D13
VSS_202
D24
VSS_203
D3
VSS_204
D32
VSS_205
D39
VSS_206
D45
VSS_207
D49
VSS_208
E10
VSS_209
E16
VSS_210
E24
VSS_211
E28
VSS_212
E32
VSS_213
E47
VSS_214
F19
VSS_215
F36
VSS_216
F4
VSS_217
F40
VSS_218
F50
VSS_219
G1
VSS_220
G13
VSS_221
G16
VSS_222
G19
VSS_223
G24
VSS_224
G28
VSS_225
G29
VSS_226
G33
VSS_227
G42
VSS_228
G45
VSS_229
G48
VSS_230
G8
VSS_231
H24
VSS_232
H28
VSS_233
H4
VSS_234
H45
VSS_235
J11
VSS_236
J16
VSS_237
J2
VSS_238
J24
VSS_239
J28
VSS_240
J33
VSS_241
J35
VSS_242
J39
VSS_243
K12
VSS_245
K47
VSS_246
K8
VSS_247
L1
VSS_248
L17
VSS_249
L20
VSS_250
L24
VSS_251
L28
VSS_252
L3
VSS_253
L33
VSS_254
L49
VSS_255
M28
VSS_256
M42
VSS_257
M46
VSS_258
M49
VSS_259
M5
VSS_260
M50
VSS_261
M9
VSS_262
N11
VSS_263
N14
VSS_264
N17
VSS_265
N29
VSS_266
N32
VSS_267
N36
VSS_268
N39
VSS_269
N44
VSS_270
N49
VSS_271
N7
VSS_272
P19
VSS_273
P2
VSS_274
P23
VSS_275
P3
VSS_276
P50
VSS_277
R49
VSS_278
T39
VSS_279
T43
VSS_280
T47
VSS_281
U41
VSS_282
U45
VSS_283
U50
VSS_284
V2
VSS_285
V3
VSS_286
CRES TLINE_1p0
VSS
VSS_287
VSS_288
VSS_289
VSS_290
VSS_291
VSS_292
VSS_293
VSS_294
VSS_295
VSS_296
VSS_297
VSS_298
VSS_299
VSS_300
VSS_301
VSS_302
VSS_303
VSS_304
VSS_305
VSS_306
VSS_307
VSS_308
VSS_309
VSS_310
VSS_311
VSS_312
VSS_313
W11
W39
W43
W47
W5
W7
Y13
Y2
Y41
Y45
Y49
Y5
Y50
Y11
P29
T29
T31
T33
R28
AA32
AB32
AD32
AF28
AF29
AT27
AV25
H50
2
1
Secur ity Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2006/02/13 2006/03/10
Compal Secret Data
Deciphered Date
Title
Size Doc ument Number Re v
Cus tom
2
Date: Sheet of
Compal Electronics, Inc.
CRESTLINE((6/6)-PWR/GND
LA-3821P
1
12 43Tues day, July 3 1, 2007
0.3
5
DDR_A _DQS#[0.. 7]8
DDR_ A_D[0..63 ]8
DDR_A _DM[0..7]8
DDR_A _DQS[0..7 ]8
DDR_A _MA[0..14]7,8
D D
Lay out Not e:
Pl ac e near JP3 4
+1.8V
2.2U_0805_16V4Z
2.2U_0805_16V4Z
C C
B B
A A
Lay out Not e:
Pl ac e one ca p c los e t o e ver y 2 pu llu p
res ist ors te rmi nate d to + 0.9VS
+0.9V
0.1U_0402_16V4Z
DDR_A_MA3
DDR_A_MA10
DDR_A_MA8
DDR_A_MA5
DDR_A _RAS#
DDR_C S0_DIMMA#
DDR_A_MA1
DDR_A_BS 0
DDR_A_W E#
DDR_A _CAS#
DDR_C S1_DIMMA# M_ODT0
M_ODT1
DDR_A_MA11
C155
1
2
1
2
C164
C156
1
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C165
RP1
RP3
RP5
RP7
RP9
RP11
R86 56_0402_ 5%
5
2.2U_0805_16V4Z
C157
1
2
0.1U_0402_16V4Z
1
2
C166
1 4
2 3
56_0404_4P2R_5%
1 4
2 3
56_0404_4P2R_5%
1 4
2 3
56_0404_4P2R_5%
1 4
2 3
56_0404_4P2R_5%
1 4
2 3
56_0404_4P2R_5%
2 3
1 4
56_0404_4P2R_5%
1 2
2.2U_0805_16V4Z
C158
1
2
0.1U_0402_16V4Z
1
1
2
2
C167
C168
+0.9V
0.1U_0402_16V4Z
2.2U_0805_16V4Z
C159
1
1
2
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
2
2
C169
C170
RP2 56_0404_4P2R_5%
DDR_CKE 0_DIMMA
14
DDR_A_BS 2
23
RP4 56_0404_4P2R_5%
DDR_A_MA7
14
DDR_A_MA6
23
RP6 56_0404_4P2R_5%
DDR_A_MA12
14
DDR_A_MA9
23
RP8 56_0404_4P2R_5%
DDR_A_MA4
14
DDR_A_MA2
23
RP10 56_0404_4P 2R_5%
DDR_A_MA0
14
DDR_A_BS 1
23
RP12 56_0404_4P 2R_5%
14
DDR_A_MA13
23
RP13 56_0404_4P 2R_5%
DDR_CKE 1_DIMMA
14
DDR_A_MA14
23
0.1U_0402_16V4Z
C160
1
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C171
4
0.1U_0402_16V4Z
0.1U_0402_16V4Z
C162
C161
1
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
2
2
C173
C172
1
C163
1
+
C154
330U_4V_M
2
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
1
2
2
2
C174
La yout Note :
Pl ac e the se res ist or
cl osely JP34 ,all
tr ace len gth Max= 1.5"
C176
C175
Secur ity Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
+1.8V
JP4
1
VREF
3
DDR_A _D4
DDR_A _D1
DDR_A _DQS#0
DDR_A _DQS0
DDR_A _D2
DDR_A _D3
DDR_A _D8
DDR_A _D14
DDR_A _DQS#1
DDR_A _DQS1
DDR_A _D9 DDR_A _D11
DDR_A _D15 DDR_A_D1 0
DDR_A _D16
DDR_A _D17
DDR_A _DQS#2
DDR_A _DQS2
DDR_A _D18
DDR_A _D19
DDR_A_DM 3
DDR_A _D26
DDR_A _D27
DDR_C KE0_DIMMA7
DDR_A_BS 28
DDR_A_BS 08
DDR_A_W E#8
DDR_A _CAS#8
DDR_CS1_D IMMA#7
M_ODT17
CLK_SMBDATA14,15
CLK_SMBCLK14,15
3
DDR_CKE 0_DIMMA
DDR_A_BS 2
DDR_A_MA12
DDR_A_MA9 DDR_A_MA7
DDR_A_MA8
DDR_A_MA5
DDR_A_MA3
DDR_A_MA1
DDR_A_MA10
DDR_A_BS 0
DDR_A_W E#
DDR_A _CAS#
DDR_C S1_DIMMA#
M_ODT1
DDR_A _D37
DDR_A _D36
DDR_A _DQS#4
DDR_A _DQS4
DDR_A _D35
DDR_A _D32
DDR_A _D40
DDR_A _D44
DDR_A_DM 5
DDR_A _D41
DDR_A _D46
DDR_A _D49
DDR_A _D48
DDR_A _DQS#6
DDR_A _DQS6
DDR_A _D50
DDR_A _D61 DDR_A_D5 7
DDR_A _D60
DDR_A_DM 7
DDR_A _D59
DDR_A _D58
CLK_SMBDATA
CLK_SMBCLK
+3VS
1
2
2.2U_0805_16V4Z
2006/02/13 2006/03/10
C178
C177
Compal Secret Data
1
2
VSS
5
DQ0
7
DQ1
9
VSS
11
DQS0#
13
DQS0
15
VSS
17
DQ2
19
DQ3
21
VSS
23
DQ8
25
DQ9
27
VSS
29
DQS1#
31
DQS1
33
VSS
35
DQ10
37
DQ11
39
VSS
41
VSS
43
DQ16
45
DQ17
47
VSS
49
DQS2#
51
DQS2
53
VSS
55
DQ18
57
DQ19
59
VSS
61
DQ24
63
DQ25
65
VSS
67
DM3
69
NC
71
VSS
73
DQ26
75
DQ27
77
VSS
79
CKE0
81
VDD
83
NC
85
BA2
87
VDD
89
A12
91
A9
93
A8
95
VDD
97
A5
99
A3
101
A1
103
VDD
105
A10/AP
107
BA0
109
WE#
111
VDD
113
CAS#
115
NC/S1#
117
VDD
119
NC/ODT1
121
VSS
123
DQ32
125
DQ33
127
VSS
129
DQS4#
131
DQS4
133
VSS
135
DQ34
137
DQ35
139
VSS
141
DQ40
143
DQ41
145
VSS
147
DM5
149
VSS
151
DQ42
153
DQ43
155
VSS
157
DQ48
159
DQ49
161
VSS
163
NC,TEST
165
VSS
167
DQS6#
169
DQS6
171
VSS
173
DQ50
175
DQ51
177
VSS
179
DQ56
181
DQ57
183
VSS
185
DM7
187
VSS
189
DQ58
191
DQ59
193
VSS
195
SDA
197
SCL
199
VDDSPD
203
GND
FOX_ASOA426-M4R-TR
CONN@
SO-DIMM A
SP07F001720 S SOCKET FOXCONN AS0A426-N4RN-7F DR2R H4
FOX_AS0A426-M4R-TR_200P
0.1U_0402_16V4Z
Deciphered Date
VSS
DQ4
DQ5
VSS
DM0
VSS
DQ6
DQ7
VSS
DQ12
DQ13
VSS
DM1
VSS
CK0
CK0#
VSS
DQ14
DQ15
VSS
VSS
DQ20
DQ21
VSS
DM2
VSS
DQ22
DQ23
VSS
DQ28
DQ29
VSS
DQS3#
DQS3
VSS
DQ30
DQ31
VSS
NC/CKE1
VDD
NC/A15
NC/A14
VDD
VDD
VDD
BA1
RAS#
VDD
ODT0
NC/A13
VDD
VSS
DQ36
DQ37
VSS
DM4
VSS
DQ38
DQ39
VSS
DQ44
DQ45
VSS
DQS5#
DQS5
VSS
DQ46
DQ47
VSS
DQ52
DQ53
VSS
CK1
CK1#
VSS
DM6
VSS
DQ54
DQ55
VSS
DQ60
DQ61
VSS
DQS7#
DQS7
VSS
DQ62
DQ63
VSS
SAO
SA1
GND
2
+1.8V
V_DDR _MCH_REF
2
DDR_A _D6
4
DDR_A _D0
6
8
DDR_A_DM 0
10
12
DDR_A _D5
14
DDR_A _D7
16
18
DDR_A _D13
20
DDR_A _D12
22
24
DDR_A_DM 1
26
28
M_CLK_DD R0
30
M_CLK_DDR#0
32
34
36
38
40
42
DDR_A _D20
44
DDR_A _D21
46
48
50
NC
A11
A7
A6
A4
A2
A0
S0#
NC
2
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
204
DDR_A_DM 2
DDR_A _D23
DDR_A _D22
DDR_A _D28DDR_A _D29
DDR_A _D25DDR_A _D24
DDR_A _DQS#3
DDR_A _DQS3
DDR_A _D31
DDR_A _D30
DDR_CKE 1_DIMMA
DDR_A_MA14
DDR_A_MA11
DDR_A_MA6
DDR_A_MA4
DDR_A_MA2
DDR_A_MA0
DDR_A_BS 1
DDR_A _RAS#
DDR_C S0_DIMMA#
M_ODT0
DDR_A_MA13
DDR_A _D39
DDR_A _D38
DDR_A_DM 4
DDR_A _D34
DDR_A _D33
DDR_A _D45
DDR_A _D43
DDR_A _DQS#5
DDR_A _DQS5
DDR_A _D47
DDR_A _D42
DDR_A _D52
DDR_A _D53
M_CLK_DD R1
M_CLK_DDR#1
DDR_A_DM 6
DDR_A _D51DDR_A _D54
DDR_A _D55
DDR_A _D56
DDR_A _DQS#7
DDR_A _DQS7
DDR_A _D62
DDR_A _D63
12
R84
R85
10K_0402_5%
10K_0402_5%
12
2.2U_0805_16V4Z
C152
1
2
M_CLK_DD R0 7
M_CLK_DD R#0 7
PM_EXTTS#0 7
DDR_C KE1_DIMMA 7
DDR_A_BS 1 8
DDR_A _RAS# 8
DDR_C S0_DIMMA# 7
M_ODT0 7
M_CLK_DD R1 7
M_CLK_DD R#1 7
Title
Size Doc ument Number Re v
Cus tom
Date: Sheet of
Compal Electronics, Inc.
DDRII-SODIMM SLOT1
LA-3821P
1
C153
1
V_DDR _MCH_REF 7,14 ,37
0.3
13 43Tues day, July 3 1, 2007
0.1U_0402_16V4Z
1
2
5
DDR_B _DQS#[0.. 7]8
DDR_ B_D[0..63 ]8
DDR_B _DM[0..7]8
DDR_B _DQS[0..7 ]8
DDR_B _MA[0..14]7,8
D D
C C
B B
A A
Lay out Not e:
Pl ac e near JP1 0
+1.8V
2.2U_0805_16V4Z
0.1U_0402_16V4Z
C182
1
2
0.1U_0402_16V4Z
1
2
C191
RP14
1 4
2 3
56_0404_4P2R_5%
RP16
1 4
2 3
RP18
56_0404_4P2R_5%
1 4
2 3
56_0404_4P2R_5%
RP20
1 4
2 3
56_0404_4P2R_5%
RP22
1 4
2 3
RP24
56_0404_4P2R_5%
2 3
1 4
56_0404_4P2R_5%
1 2
R89
56_0402_5%
5
2.2U_0805_16V4Z
C183
1
2
0.1U_0402_16V4Z
1
2
C192
2.2U_0805_16V4Z
C181
1
2
Lay out Not e:
Pl ac e one ca p c los e t o e ver y 2 pu llu p
res ist ors te rmi nate d to + 0.9VS
+0.9V
0.1U_0402_16V4Z
1
2
C190
DDR_B_MA1
DDR_B_MA3
DDR_B_BS 0
DDR_B_MA10
DDR_B_MA0
DDR_B_BS 1
DDR_B _RAS#
DDR_C S2_DIMMB#
DDR_B _CAS#
DDR_B_W E#
DDR_C S3_DIMMB# M_ODT2
M_ODT3
DDR_CKE 3_DIMMB
2.2U_0805_16V4Z
C184
1
2
0.1U_0402_16V4Z
1
1
2
2
C193
C194
+0.9V
RP15 56_0404_4P 2R_5%
RP17 56_0404_4P 2R_5%
RP19 56_0404_4P 2R_5%
RP21 56_0404_4P 2R_5%
RP23 56_0404_4P 2R_5%
RP25 56_0404_4P 2R_5%
RP26
56_0404_4P2R_5%
2.2U_0805_16V4Z
C185
1
2
0.1U_0402_16V4Z
1
2
C195
14
23
14
23
14
23
14
23
14
23
14
23
14
23
0.1U_0402_16V4Z
0.1U_0402_16V4Z
C186
1
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
2
2
C196
C197
DDR_B_MA9
DDR_B_MA12
DDR_B_MA14
DDR_B_MA11
DDR_B_MA5
DDR_B_MA8
DDR_B_MA7
DDR_B_MA6
DDR_B_MA4
DDR_B_MA2
DDR_B_MA13
DDR_B_BS 2
DDR_CKE 2_DIMMB
0.1U_0402_16V4Z
C187
1
2
0.1U_0402_16V4Z
1
2
C198
0.1U_0402_16V4Z
C188
1
1
2
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
2
2
C200
C199
La yout Note :
Pl ac e the se res ist or
cl osely JP10 ,all
tr ace len gth Max= 1.5"
4
C189
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
2
2
C201
C202
Secur ity Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
+1.8V
JP5
1
VREF
3
DDR_B _D0
DDR_B _D1
DDR_B _DQS#0
DDR_B _DQS0
DDR_B _D2
DDR_B _D3
DDR_B _D8
DDR_B _D9
DDR_B _DQS#1
DDR_B _DQS1
DDR_B _D10
DDR_B _D11
DDR_B _D20
DDR_B _DQS#2
DDR_B _DQS2
DDR_B _D18
DDR_B _D19
DDR_B _D28
DDR_B_DM 3
DDR_B _D30
DDR_B _D31
DDR_CKE 2_DIMMB7
DDR_B _BS28
DDR_B _BS08
DDR_B _WE#8
DDR_B _CAS#8
DDR_CS3_D IMMB#7
M_ODT37
CLK_SMBDATA13,15
CLK_SMBCLK13,15
+3VS
3
DDR_CKE 2_DIMMB
DDR_B_BS 2
DDR_B_MA12
DDR_B_MA9
DDR_B_MA8
DDR_B_MA5
DDR_B_MA3
DDR_B_MA1
DDR_B_MA10
DDR_B_BS 0
DDR_B_W E#
DDR_B _CAS#
DDR_C S3_DIMMB#
M_ODT3
DDR_B _D32
DDR_B _D33
DDR_B _DQS#4
DDR_B _DQS4
DDR_B _D34
DDR_B _D35
DDR_B _D40
DDR_B _D41
DDR_B_DM 5
DDR_B _D42
DDR_B _D43
DDR_B _D48
DDR_B _D49
DDR_B _DQS#6
DDR_B _DQS6
DDR_B _D51
DDR_B _D50
DDR_B _D56
DDR_B _D61 DDR_B_D5 7
DDR_B_DM 7
DDR_B _D59
DDR_B _D58
CLK_SMBDATA
CLK_SMBCLK
C204
1
2
Compal Secret Data
1
C203
2
2.2U_0805_16V4Z
2006/02/13 2006/03/10
VSS
5
DQ0
7
DQ1
9
VSS
11
DQS0#
13
DQS0
15
VSS
17
DQ2
19
DQ3
21
VSS
23
DQ8
25
DQ9
27
VSS
29
DQS1#
31
DQS1
33
VSS
35
DQ10
37
DQ11
39
VSS
41
VSS
43
DQ16
45
DQ17
47
VSS
49
DQS2#
51
DQS2
53
VSS
55
DQ18
57
DQ19
59
VSS
61
DQ24
63
DQ25
65
VSS
67
DM3
69
NC
71
VSS
73
DQ26
75
DQ27
77
VSS
79
CKE0
81
VDD
83
NC
85
BA2
87
VDD
89
A12
91
A9
93
A8
95
VDD
97
A5
99
A3
101
A1
103
VDD
105
A10/AP
107
BA0
109
WE#
111
VDD
113
CAS#
115
NC/S1#
117
VDD
119
NC/ODT1
121
VSS
123
DQ32
125
DQ33
127
VSS
129
DQS4#
131
DQS4
133
VSS
135
DQ34
137
DQ35
139
VSS
141
DQ40
143
DQ41
145
VSS
147
DM5
149
VSS
151
DQ42
153
DQ43
155
VSS
157
DQ48
159
DQ49
161
VSS
163
NC,TEST
165
VSS
167
DQS6#
169
DQS6
171
VSS
173
DQ50
175
DQ51
177
VSS
179
DQ56
181
DQ57
183
VSS
185
DM7
187
VSS
189
DQ58
191
DQ59
193
VSS
195
SDA
197
SCL
199
VDDSPD
201
GND
FOX_AS0A426-N8RN -7F
CONN@
SO-DIMM B
SP07000BZ00 S SOCKET FOXCON AS0A426-N8RN-7F H8 DDR2R
FOX_AS0A426-N8RN-7F_200P
0.1U_0402_16V4Z
Deciphered Date
DQ4
DQ5
DM0
DQ6
DQ7
DQ12
DQ13
DM1
CK0#
DQ14
DQ15
DQ20
DQ21
DM2
DQ22
DQ23
DQ28
DQ29
DQS3#
DQS3
DQ30
DQ31
NC/CKE1
VDD
NC/A15
NC/A14
VDD
VDD
VDD
RAS#
VDD
ODT0
NC/A13
VDD
DQ36
DQ37
DM4
DQ38
DQ39
DQ44
DQ45
DQS5#
DQS5
DQ46
DQ47
DQ52
DQ53
CK1#
DM6
DQ54
DQ55
DQ60
DQ61
DQS7#
DQS7
DQ62
DQ63
GND
VSS
VSS
VSS
VSS
VSS
VSS
CK0
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
BA1
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
CK1
VSS
VSS
VSS
VSS
VSS
VSS
SA0
SA1
2
+1.8V
V_DDR _MCH_REF
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
NC
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
A11
92
A7
94
A6
96
98
A4
100
A2
102
A0
104
106
108
110
S0#
112
114
116
118
120
NC
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
2
DDR_B _D5
DDR_B _D4
DDR_B_DM 0
DDR_B _D6
DDR_B _D7
DDR_B _D12
DDR_B _D13
DDR_B_DM 1
M_CLK_DD R3
M_CLK_DDR#3
DDR_B _D14
DDR_B _D15
DDR_B _D21DDR_B _D17
DDR_B _D16
DDR_B_DM 2
DDR_B _D22
DDR_B _D23
DDR_B _D26
DDR_B _D24DDR_B _D25
DDR_B _DQS#3
DDR_B _DQS3
DDR_B _D29
DDR_B _D27
DDR_CKE 3_DIMMB
DDR_B_MA14
DDR_B_MA11
DDR_B_MA7
DDR_B_MA6
DDR_B_MA4
DDR_B_MA2
DDR_B_MA0
DDR_B_BS 1
DDR_B _RAS#
DDR_C S2_DIMMB#
M_ODT2
DDR_B_MA13
DDR_B _D36
DDR_B _D37
DDR_B_DM 4
DDR_B _D39
DDR_B _D38
DDR_B _D44
DDR_B _D45
DDR_B _DQS#5
DDR_B _DQS5
DDR_B _D46
DDR_B _D47
DDR_B _D52
DDR_B _D53
M_CLK_DD R2
M_CLK_DDR#2
DDR_B_DM 6
DDR_B _D54
DDR_B _D55
DDR_B _D60
DDR_B _DQS#7
DDR_B _DQS7
DDR_B _D62
DDR_B _D63
10K_0402_5%
12
R88
2.2U_0805_16V4Z
0.1U_0402_16V4Z
1
1
C179
2
2
M_CLK_DD R3 7
M_CLK_DD R#3 7
PM_EXTTS#1 7
DDR_C KE3_DIMMB 7
DDR_B_BS 1 8
DDR_B _RAS# 8
DDR_C S2_DIMMB# 7
M_ODT2 7
M_CLK_DD R2 7
M_CLK_DD R#2 7
R87
1 2
10K_0402_5%
Title
Size Doc ument Number Re v
Date: Sheet of
+3VS
Compal Electronics, Inc.
DDRII-SODIMM SLOT2
LA-3821P
1
V_DDR _MCH_REF 7,13 ,37
C180
1
14 43Tues day, July 3 1, 2007
0.3
Loading...